RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-20 03:23:01 +02:00
Code Issues Projects Releases Wiki Activity
eb33df745e
llvm-mirror/lib/Target/RISCV
History
Matthias Braun 6cdc04a20c Revert "TargetMachine: Merge TargetMachine and LLVMTargetMachine" 
Reverting to investigate layering effects of MCJIT not linking
libCodeGen but using TargetMachine::getNameWithPrefix() breaking the
lldb bots.

This reverts commit r315633.

llvm-svn: 315637
2017-10-12 22:57:28 +00:00
..
AsmParser [Asm] Add debug tracing in table-generated assembly matcher 2017-10-11 09:17:43 +00:00
Disassembler [RISCV] Add support for disassembly 2017-09-17 14:36:28 +00:00
InstPrinter [RISCV] Add support for all RV32I instructions 2017-09-17 14:27:35 +00:00
MCTargetDesc [RISCV] Fix build after r315327 2017-10-11 12:09:06 +00:00
TargetInfo [RISCV] Add bare-bones RISC-V MCTargetDesc 2016-11-01 23:47:30 +00:00
CMakeLists.txt [RISCV] Add support for disassembly 2017-09-17 14:36:28 +00:00
LLVMBuild.txt [RISCV] Add support for disassembly 2017-09-17 14:36:28 +00:00
RISCV.td [RISCV] Add basic RISCVAsmParser 2017-08-08 14:32:35 +00:00
RISCVInstrFormats.td [RISCV] Add common fixups and relocations 2017-09-28 08:26:24 +00:00
RISCVInstrInfo.td [RISCV] Add common fixups and relocations 2017-09-28 08:26:24 +00:00
RISCVRegisterInfo.td
RISCVTargetMachine.cpp Revert "TargetMachine: Merge TargetMachine and LLVMTargetMachine" 2017-10-12 22:57:28 +00:00
RISCVTargetMachine.h Revert "TargetMachine: Merge TargetMachine and LLVMTargetMachine" 2017-10-12 22:57:28 +00:00