1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 03:02:36 +01:00
llvm-mirror/test/MC/VE/VLD.s
Kazushi (Jam) Marukawa 5b2066afb8 [VE] Add vector load/store instructions
Add vector registers and vector load/store instructions.  Add
regression tests for vector load/store instructions too.

Reviewed By: simoll

Differential Revision: https://reviews.llvm.org/D89183
2020-10-15 09:26:55 +09:00

69 lines
2.3 KiB
ArmAsm

# RUN: llvm-mc -triple=ve --show-encoding < %s \
# RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
# RUN: llvm-mc -triple=ve -filetype=obj < %s | llvm-objdump -d - \
# RUN: | FileCheck %s --check-prefixes=CHECK-INST
# CHECK-INST: vld %v11, 23, %s12
# CHECK-ENCODING: encoding: [0x00,0x00,0x00,0x0b,0x8c,0x17,0x40,0x81]
vld %v11, 23, %s12
# CHECK-INST: vld.nc %vix, 63, %s22
# CHECK-ENCODING: encoding: [0x00,0x00,0x00,0xff,0x96,0x3f,0x00,0x81]
vld.nc %vix, 63, %s22
# CHECK-INST: vldu %v63, -64, %s63
# CHECK-ENCODING: encoding: [0x00,0x00,0x00,0x3f,0xbf,0x40,0x40,0x82]
vldu %v63, -64, %s63
# CHECK-INST: vldu.nc %v12, %s12, 0
# CHECK-ENCODING: encoding: [0x00,0x00,0x00,0x0c,0x00,0x8c,0x00,0x82]
vldu.nc %v12, %s12, 0
# CHECK-INST: vldl.sx %v11, 23, %s12
# CHECK-ENCODING: encoding: [0x00,0x00,0x00,0x0b,0x8c,0x17,0x40,0x83]
vldl.sx %v11, 23, %s12
# CHECK-INST: vldl.sx.nc %vix, 63, %s22
# CHECK-ENCODING: encoding: [0x00,0x00,0x00,0xff,0x96,0x3f,0x00,0x83]
vldl.sx.nc %vix, 63, %s22
# CHECK-INST: vldl.zx %v63, -64, 0
# CHECK-ENCODING: encoding: [0x00,0x00,0x00,0x3f,0x00,0x40,0xc0,0x83]
vldl.zx %v63, -64, 0
# CHECK-INST: vldl.zx.nc %v12, %s12, %s63
# CHECK-ENCODING: encoding: [0x00,0x00,0x00,0x0c,0xbf,0x8c,0x80,0x83]
vldl.zx.nc %v12, %s12, %s63
# CHECK-INST: vld2d %v11, 23, %s12
# CHECK-ENCODING: encoding: [0x00,0x00,0x00,0x0b,0x8c,0x17,0x40,0xc1]
vld2d %v11, 23, %s12
# CHECK-INST: vld2d.nc %vix, 63, %s22
# CHECK-ENCODING: encoding: [0x00,0x00,0x00,0xff,0x96,0x3f,0x00,0xc1]
vld2d.nc %vix, 63, %s22
# CHECK-INST: vldu2d %v63, -64, %s63
# CHECK-ENCODING: encoding: [0x00,0x00,0x00,0x3f,0xbf,0x40,0x40,0xc2]
vldu2d %v63, -64, %s63
# CHECK-INST: vldu2d.nc %v12, %s12, 0
# CHECK-ENCODING: encoding: [0x00,0x00,0x00,0x0c,0x00,0x8c,0x00,0xc2]
vldu2d.nc %v12, %s12, 0
# CHECK-INST: vldl2d.sx %v11, 23, %s12
# CHECK-ENCODING: encoding: [0x00,0x00,0x00,0x0b,0x8c,0x17,0x40,0xc3]
vldl2d.sx %v11, 23, %s12
# CHECK-INST: vldl2d.sx.nc %vix, 63, %s22
# CHECK-ENCODING: encoding: [0x00,0x00,0x00,0xff,0x96,0x3f,0x00,0xc3]
vldl2d.sx.nc %vix, 63, %s22
# CHECK-INST: vldl2d.zx %v63, -64, 0
# CHECK-ENCODING: encoding: [0x00,0x00,0x00,0x3f,0x00,0x40,0xc0,0xc3]
vldl2d.zx %v63, -64, 0
# CHECK-INST: vldl2d.zx.nc %v12, %s12, %s63
# CHECK-ENCODING: encoding: [0x00,0x00,0x00,0x0c,0xbf,0x8c,0x80,0xc3]
vldl2d.zx.nc %v12, %s12, %s63