1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-01 16:33:37 +01:00
llvm-mirror/test/Transforms/Mem2Reg
Dan Gohman 5f6f8101d5 Split the Add, Sub, and Mul instruction opcodes into separate
integer and floating-point opcodes, introducing
FAdd, FSub, and FMul.

For now, the AsmParser, BitcodeReader, and IRBuilder all preserve
backwards compatability, and the Core LLVM APIs preserve backwards
compatibility for IR producers. Most front-ends won't need to change
immediately.

This implements the first step of the plan outlined here:
http://nondot.org/sabre/LLVMNotes/IntegerOverflow.txt

llvm-svn: 72897
2009-06-04 22:49:04 +00:00
..
2002-03-28-UninitializedVal.ll no need to print output 2008-10-27 06:56:35 +00:00
2002-05-01-ShouldNotPromoteThisAlloca.ll Upgrade tests. 2008-03-19 05:39:35 +00:00
2003-04-10-DFNotFound.ll Upgrade tests. 2008-03-19 05:39:35 +00:00
2003-04-18-DeadBlockProblem.ll Upgrade tests. 2008-03-19 07:28:33 +00:00
2003-04-24-MultipleIdenticalSuccessors.ll Upgrade tests. 2008-03-19 07:28:33 +00:00
2003-06-26-IterativePromote.ll Upgrade tests. 2008-03-19 07:28:33 +00:00
2003-10-05-DeadPHIInsertion.ll Upgrade tests. 2008-03-19 07:28:33 +00:00
2005-06-30-ReadBeforeWrite.ll Upgrade tests. 2008-03-19 07:28:33 +00:00
2005-11-28-Crash.ll Upgrade tests. 2008-03-19 07:28:33 +00:00
2007-08-27-VolatileLoadsStores.ll Don't promote volatile loads/stores. This is needed (for example) to handle setjmp/longjmp properly. 2007-08-26 21:43:30 +00:00
dg.exp sabre brings to my attention that the 'tr' suffix is also obsolete 2008-05-20 21:00:03 +00:00
PromoteMemToRegister.ll Split the Add, Sub, and Mul instruction opcodes into separate 2009-06-04 22:49:04 +00:00
UndefValuesMerge.ll Upgrade tests. 2008-03-19 07:28:33 +00:00