1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 19:52:54 +01:00
llvm-mirror/test/MC/AArch64/armv8.5a-rand-error.s
Oliver Stannard d597eb64ea [AArch64][v8.5A] Add Armv8.5-A random number instructions
This adds two new system registers, used to generate random numbers.

This is an optional extension to v8.5-A, and will be controlled by the
"+rng" modifier of the -march= and -mcpu= options.

Patch by Pablo Barrio!

Differential revision: https://reviews.llvm.org/D52481

llvm-svn: 343217
2018-09-27 14:01:40 +00:00

18 lines
412 B
ArmAsm

// RUN: not llvm-mc -triple aarch64 -show-encoding -mattr=+rand < %s 2>&1| FileCheck %s
mrs rndr
mrs rndrrs
// CHECK: invalid operand for instruction
// CHECK-NEXT: rndr
// CHECK: invalid operand for instruction
// CHECK-NEXT: rndrrs
mrs rndr, x0
mrs rndrrs, x1
// CHECK: invalid operand for instruction
// CHECK-NEXT: rndr
// CHECK: invalid operand for instruction
// CHECK-NEXT: rndrrs