mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-24 19:52:54 +01:00
2b2d105ff9
Standardise on check lines: * CHECK-ASM * CHECK-OBJ * CHECK-ASM-AND-OBJ This allows for the addition of tests involving symbol operands, which will not result in identical instructions in both assembly and disassembled object output. This commit doesn't exploit this reworking to increase test coverage of symbol operands - that will come in a future patch. llvm-svn: 341546
54 lines
2.4 KiB
ArmAsm
54 lines
2.4 KiB
ArmAsm
# RUN: llvm-mc %s -triple=riscv64 -mattr=+d -riscv-no-aliases -show-encoding \
|
|
# RUN: | FileCheck -check-prefixes=CHECK-ASM,CHECK-ASM-AND-OBJ %s
|
|
# RUN: llvm-mc -filetype=obj -triple=riscv64 -mattr=+d < %s \
|
|
# RUN: | llvm-objdump -mattr=+d -riscv-no-aliases -d -r - \
|
|
# RUN: | FileCheck -check-prefixes=CHECK-OBJ,CHECK-ASM-AND-OBJ %s
|
|
#
|
|
# RUN: not llvm-mc -triple riscv32 -mattr=+d < %s 2>&1 \
|
|
# RUN: | FileCheck -check-prefix=CHECK-RV32 %s
|
|
|
|
# FIXME: error messages for rv32d are misleading
|
|
|
|
# CHECK-ASM-AND-OBJ: fcvt.l.d a0, ft0, dyn
|
|
# CHECK-ASM: encoding: [0x53,0x75,0x20,0xc2]
|
|
# CHECK-RV32: :[[@LINE+1]]:1: error: instruction use requires an option to be enabled
|
|
fcvt.l.d a0, ft0, dyn
|
|
# CHECK-ASM-AND-OBJ: fcvt.lu.d a1, ft1, dyn
|
|
# CHECK-ASM: encoding: [0xd3,0xf5,0x30,0xc2]
|
|
# CHECK-RV32: :[[@LINE+1]]:1: error: instruction use requires an option to be enabled
|
|
fcvt.lu.d a1, ft1, dyn
|
|
# CHECK-ASM-AND-OBJ: fmv.x.d a2, ft2
|
|
# CHECK-ASM: encoding: [0x53,0x06,0x01,0xe2]
|
|
# CHECK-RV32: :[[@LINE+1]]:1: error: instruction use requires an option to be enabled
|
|
fmv.x.d a2, ft2
|
|
# CHECK-ASM-AND-OBJ: fcvt.d.l ft3, a3, dyn
|
|
# CHECK-ASM: encoding: [0xd3,0xf1,0x26,0xd2]
|
|
# CHECK-RV32: :[[@LINE+1]]:1: error: instruction use requires an option to be enabled
|
|
fcvt.d.l ft3, a3, dyn
|
|
# CHECK-ASM-AND-OBJ: fcvt.d.lu ft4, a4, dyn
|
|
# CHECK-ASM: encoding: [0x53,0x72,0x37,0xd2]
|
|
# CHECK-RV32: :[[@LINE+1]]:1: error: instruction use requires an option to be enabled
|
|
fcvt.d.lu ft4, a4, dyn
|
|
# CHECK-ASM-AND-OBJ: fmv.d.x ft5, a5
|
|
# CHECK-ASM: encoding: [0xd3,0x82,0x07,0xf2]
|
|
# CHECK-RV32: :[[@LINE+1]]:1: error: instruction use requires an option to be enabled
|
|
fmv.d.x ft5, a5
|
|
|
|
# Rounding modes
|
|
# CHECK-ASM-AND-OBJ: fcvt.d.l ft3, a3, rne
|
|
# CHECK-ASM: encoding: [0xd3,0x81,0x26,0xd2]
|
|
# CHECK-RV32: :[[@LINE+1]]:1: error: instruction use requires an option to be enabled
|
|
fcvt.d.l ft3, a3, rne
|
|
# CHECK-ASM-AND-OBJ: fcvt.d.lu ft4, a4, rtz
|
|
# CHECK-ASM: encoding: [0x53,0x12,0x37,0xd2]
|
|
# CHECK-RV32: :[[@LINE+1]]:1: error: instruction use requires an option to be enabled
|
|
fcvt.d.lu ft4, a4, rtz
|
|
# CHECK-ASM-AND-OBJ: fcvt.l.d a0, ft0, rdn
|
|
# CHECK-ASM: encoding: [0x53,0x25,0x20,0xc2]
|
|
# CHECK-RV32: :[[@LINE+1]]:1: error: instruction use requires an option to be enabled
|
|
fcvt.l.d a0, ft0, rdn
|
|
# CHECK-ASM-AND-OBJ: fcvt.lu.d a1, ft1, rup
|
|
# CHECK-ASM: encoding: [0xd3,0xb5,0x30,0xc2]
|
|
# CHECK-RV32: :[[@LINE+1]]:1: error: instruction use requires an option to be enabled
|
|
fcvt.lu.d a1, ft1, rup
|