1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-30 23:42:52 +01:00
llvm-mirror/test/CodeGen/SystemZ/frame-04.ll
Stephen Lin 7e501cf4c3 Mass update to CodeGen tests to use CHECK-LABEL for labels corresponding to function definitions for more informative error messages. No functionality change and all updated tests passed locally.
This update was done with the following bash script:

  find test/CodeGen -name "*.ll" | \
  while read NAME; do
    echo "$NAME"
    if ! grep -q "^; *RUN: *llc.*debug" $NAME; then
      TEMP=`mktemp -t temp`
      cp $NAME $TEMP
      sed -n "s/^define [^@]*@\([A-Za-z0-9_]*\)(.*$/\1/p" < $NAME | \
      while read FUNC; do
        sed -i '' "s/;\(.*\)\([A-Za-z0-9_-]*\):\( *\)$FUNC: *\$/;\1\2-LABEL:\3$FUNC:/g" $TEMP
      done
      sed -i '' "s/;\(.*\)-LABEL-LABEL:/;\1-LABEL:/" $TEMP
      sed -i '' "s/;\(.*\)-NEXT-LABEL:/;\1-NEXT:/" $TEMP
      sed -i '' "s/;\(.*\)-NOT-LABEL:/;\1-NOT:/" $TEMP
      sed -i '' "s/;\(.*\)-DAG-LABEL:/;\1-DAG:/" $TEMP
      mv $TEMP $NAME
    fi
  done

llvm-svn: 186280
2013-07-14 06:24:09 +00:00

188 lines
5.6 KiB
LLVM

; Like frame-02.ll, but with long doubles rather than floats. Some of the
; cases are slightly different because we need to allocate pairs of FPRs.
;
; RUN: llc < %s -mtriple=s390x-linux-gnu | FileCheck %s
; This function should require all FPRs, but no other spill slots.
; We need to save and restore 8 of the 16 FPRs, so the frame size
; should be exactly 160 + 8 * 8 = 224. The CFA offset is 160
; (the caller-allocated part of the frame) + 224.
define void @f1(fp128 *%ptr) {
; CHECK-LABEL: f1:
; CHECK: aghi %r15, -224
; CHECK: .cfi_def_cfa_offset 384
; CHECK: std %f8, 216(%r15)
; CHECK: std %f9, 208(%r15)
; CHECK: std %f10, 200(%r15)
; CHECK: std %f11, 192(%r15)
; CHECK: std %f12, 184(%r15)
; CHECK: std %f13, 176(%r15)
; CHECK: std %f14, 168(%r15)
; CHECK: std %f15, 160(%r15)
; CHECK: .cfi_offset %f8, -168
; CHECK: .cfi_offset %f9, -176
; CHECK: .cfi_offset %f10, -184
; CHECK: .cfi_offset %f11, -192
; CHECK: .cfi_offset %f12, -200
; CHECK: .cfi_offset %f13, -208
; CHECK: .cfi_offset %f14, -216
; CHECK: .cfi_offset %f15, -224
; ...main function body...
; CHECK: ld %f8, 216(%r15)
; CHECK: ld %f9, 208(%r15)
; CHECK: ld %f10, 200(%r15)
; CHECK: ld %f11, 192(%r15)
; CHECK: ld %f12, 184(%r15)
; CHECK: ld %f13, 176(%r15)
; CHECK: ld %f14, 168(%r15)
; CHECK: ld %f15, 160(%r15)
; CHECK: aghi %r15, 224
; CHECK: br %r14
%l0 = load volatile fp128 *%ptr
%l1 = load volatile fp128 *%ptr
%l4 = load volatile fp128 *%ptr
%l5 = load volatile fp128 *%ptr
%l8 = load volatile fp128 *%ptr
%l9 = load volatile fp128 *%ptr
%l12 = load volatile fp128 *%ptr
%l13 = load volatile fp128 *%ptr
%add0 = fadd fp128 %l0, %l0
%add1 = fadd fp128 %l1, %add0
%add4 = fadd fp128 %l4, %add1
%add5 = fadd fp128 %l5, %add4
%add8 = fadd fp128 %l8, %add5
%add9 = fadd fp128 %l9, %add8
%add12 = fadd fp128 %l12, %add9
%add13 = fadd fp128 %l13, %add12
store volatile fp128 %add0, fp128 *%ptr
store volatile fp128 %add1, fp128 *%ptr
store volatile fp128 %add4, fp128 *%ptr
store volatile fp128 %add5, fp128 *%ptr
store volatile fp128 %add8, fp128 *%ptr
store volatile fp128 %add9, fp128 *%ptr
store volatile fp128 %add12, fp128 *%ptr
store volatile fp128 %add13, fp128 *%ptr
ret void
}
; Like f1, but requires one fewer FPR pair. We allocate in numerical order,
; so %f13+%f15 is the pair that gets dropped.
define void @f2(fp128 *%ptr) {
; CHECK-LABEL: f2:
; CHECK: aghi %r15, -208
; CHECK: .cfi_def_cfa_offset 368
; CHECK: std %f8, 200(%r15)
; CHECK: std %f9, 192(%r15)
; CHECK: std %f10, 184(%r15)
; CHECK: std %f11, 176(%r15)
; CHECK: std %f12, 168(%r15)
; CHECK: std %f14, 160(%r15)
; CHECK: .cfi_offset %f8, -168
; CHECK: .cfi_offset %f9, -176
; CHECK: .cfi_offset %f10, -184
; CHECK: .cfi_offset %f11, -192
; CHECK: .cfi_offset %f12, -200
; CHECK: .cfi_offset %f14, -208
; CHECK-NOT: %f13
; CHECK-NOT: %f15
; ...main function body...
; CHECK: ld %f8, 200(%r15)
; CHECK: ld %f9, 192(%r15)
; CHECK: ld %f10, 184(%r15)
; CHECK: ld %f11, 176(%r15)
; CHECK: ld %f12, 168(%r15)
; CHECK: ld %f14, 160(%r15)
; CHECK: aghi %r15, 208
; CHECK: br %r14
%l0 = load volatile fp128 *%ptr
%l1 = load volatile fp128 *%ptr
%l4 = load volatile fp128 *%ptr
%l5 = load volatile fp128 *%ptr
%l8 = load volatile fp128 *%ptr
%l9 = load volatile fp128 *%ptr
%l12 = load volatile fp128 *%ptr
%add0 = fadd fp128 %l0, %l0
%add1 = fadd fp128 %l1, %add0
%add4 = fadd fp128 %l4, %add1
%add5 = fadd fp128 %l5, %add4
%add8 = fadd fp128 %l8, %add5
%add9 = fadd fp128 %l9, %add8
%add12 = fadd fp128 %l12, %add9
store volatile fp128 %add0, fp128 *%ptr
store volatile fp128 %add1, fp128 *%ptr
store volatile fp128 %add4, fp128 *%ptr
store volatile fp128 %add5, fp128 *%ptr
store volatile fp128 %add8, fp128 *%ptr
store volatile fp128 %add9, fp128 *%ptr
store volatile fp128 %add12, fp128 *%ptr
ret void
}
; Like f1, but requires only one call-saved FPR pair. We allocate in
; numerical order so the pair should be %f8+%f10.
define void @f3(fp128 *%ptr) {
; CHECK-LABEL: f3:
; CHECK: aghi %r15, -176
; CHECK: .cfi_def_cfa_offset 336
; CHECK: std %f8, 168(%r15)
; CHECK: std %f10, 160(%r15)
; CHECK: .cfi_offset %f8, -168
; CHECK: .cfi_offset %f10, -176
; CHECK-NOT: %f9
; CHECK-NOT: %f11
; CHECK-NOT: %f12
; CHECK-NOT: %f13
; CHECK-NOT: %f14
; CHECK-NOT: %f15
; ...main function body...
; CHECK: ld %f8, 168(%r15)
; CHECK: ld %f10, 160(%r15)
; CHECK: aghi %r15, 176
; CHECK: br %r14
%l0 = load volatile fp128 *%ptr
%l1 = load volatile fp128 *%ptr
%l4 = load volatile fp128 *%ptr
%l5 = load volatile fp128 *%ptr
%l8 = load volatile fp128 *%ptr
%add0 = fadd fp128 %l0, %l0
%add1 = fadd fp128 %l1, %add0
%add4 = fadd fp128 %l4, %add1
%add5 = fadd fp128 %l5, %add4
%add8 = fadd fp128 %l8, %add5
store volatile fp128 %add0, fp128 *%ptr
store volatile fp128 %add1, fp128 *%ptr
store volatile fp128 %add4, fp128 *%ptr
store volatile fp128 %add5, fp128 *%ptr
store volatile fp128 %add8, fp128 *%ptr
ret void
}
; This function should use all call-clobbered FPRs but no call-saved ones.
; It shouldn't need to create a frame.
define void @f4(fp128 *%ptr) {
; CHECK-LABEL: f4:
; CHECK-NOT: %r15
; CHECK-NOT: %f8
; CHECK-NOT: %f9
; CHECK-NOT: %f10
; CHECK-NOT: %f11
; CHECK-NOT: %f12
; CHECK-NOT: %f13
; CHECK-NOT: %f14
; CHECK-NOT: %f15
; CHECK: br %r14
%l0 = load volatile fp128 *%ptr
%l1 = load volatile fp128 *%ptr
%l4 = load volatile fp128 *%ptr
%l5 = load volatile fp128 *%ptr
%add0 = fadd fp128 %l0, %l0
%add1 = fadd fp128 %l1, %add0
%add4 = fadd fp128 %l4, %add1
%add5 = fadd fp128 %l5, %add4
store volatile fp128 %add0, fp128 *%ptr
store volatile fp128 %add1, fp128 *%ptr
store volatile fp128 %add4, fp128 *%ptr
store volatile fp128 %add5, fp128 *%ptr
ret void
}