mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-25 04:02:41 +01:00
ca0f4dc4f0
This commit starts with a "git mv ARM64 AArch64" and continues out from there, renaming the C++ classes, intrinsics, and other target-local objects for consistency. "ARM64" test directories are also moved, and tests that began their life in ARM64 use an arm64 triple, those from AArch64 use an aarch64 triple. Both should be equivalent though. This finishes the AArch64 merge, and everyone should feel free to continue committing as normal now. llvm-svn: 209577
80 lines
2.7 KiB
LLVM
80 lines
2.7 KiB
LLVM
; RUN: llc < %s -march=arm64 -aarch64-neon-syntax=apple | FileCheck %s
|
|
;
|
|
; <rdar://problem/14486451>
|
|
|
|
%struct.a = type [256 x i16]
|
|
%struct.b = type [256 x i32]
|
|
%struct.c = type [256 x i64]
|
|
|
|
define i16 @load_halfword(%struct.a* %ctx, i32 %xor72) nounwind {
|
|
; CHECK-LABEL: load_halfword:
|
|
; CHECK: ubfx [[REG:x[0-9]+]], x1, #9, #8
|
|
; CHECK: ldrh w0, [x0, [[REG]], lsl #1]
|
|
%shr81 = lshr i32 %xor72, 9
|
|
%conv82 = zext i32 %shr81 to i64
|
|
%idxprom83 = and i64 %conv82, 255
|
|
%arrayidx86 = getelementptr inbounds %struct.a* %ctx, i64 0, i64 %idxprom83
|
|
%result = load i16* %arrayidx86, align 2
|
|
ret i16 %result
|
|
}
|
|
|
|
define i32 @load_word(%struct.b* %ctx, i32 %xor72) nounwind {
|
|
; CHECK-LABEL: load_word:
|
|
; CHECK: ubfx [[REG:x[0-9]+]], x1, #9, #8
|
|
; CHECK: ldr w0, [x0, [[REG]], lsl #2]
|
|
%shr81 = lshr i32 %xor72, 9
|
|
%conv82 = zext i32 %shr81 to i64
|
|
%idxprom83 = and i64 %conv82, 255
|
|
%arrayidx86 = getelementptr inbounds %struct.b* %ctx, i64 0, i64 %idxprom83
|
|
%result = load i32* %arrayidx86, align 4
|
|
ret i32 %result
|
|
}
|
|
|
|
define i64 @load_doubleword(%struct.c* %ctx, i32 %xor72) nounwind {
|
|
; CHECK-LABEL: load_doubleword:
|
|
; CHECK: ubfx [[REG:x[0-9]+]], x1, #9, #8
|
|
; CHECK: ldr x0, [x0, [[REG]], lsl #3]
|
|
%shr81 = lshr i32 %xor72, 9
|
|
%conv82 = zext i32 %shr81 to i64
|
|
%idxprom83 = and i64 %conv82, 255
|
|
%arrayidx86 = getelementptr inbounds %struct.c* %ctx, i64 0, i64 %idxprom83
|
|
%result = load i64* %arrayidx86, align 8
|
|
ret i64 %result
|
|
}
|
|
|
|
define void @store_halfword(%struct.a* %ctx, i32 %xor72, i16 %val) nounwind {
|
|
; CHECK-LABEL: store_halfword:
|
|
; CHECK: ubfx [[REG:x[0-9]+]], x1, #9, #8
|
|
; CHECK: strh w2, [x0, [[REG]], lsl #1]
|
|
%shr81 = lshr i32 %xor72, 9
|
|
%conv82 = zext i32 %shr81 to i64
|
|
%idxprom83 = and i64 %conv82, 255
|
|
%arrayidx86 = getelementptr inbounds %struct.a* %ctx, i64 0, i64 %idxprom83
|
|
store i16 %val, i16* %arrayidx86, align 8
|
|
ret void
|
|
}
|
|
|
|
define void @store_word(%struct.b* %ctx, i32 %xor72, i32 %val) nounwind {
|
|
; CHECK-LABEL: store_word:
|
|
; CHECK: ubfx [[REG:x[0-9]+]], x1, #9, #8
|
|
; CHECK: str w2, [x0, [[REG]], lsl #2]
|
|
%shr81 = lshr i32 %xor72, 9
|
|
%conv82 = zext i32 %shr81 to i64
|
|
%idxprom83 = and i64 %conv82, 255
|
|
%arrayidx86 = getelementptr inbounds %struct.b* %ctx, i64 0, i64 %idxprom83
|
|
store i32 %val, i32* %arrayidx86, align 8
|
|
ret void
|
|
}
|
|
|
|
define void @store_doubleword(%struct.c* %ctx, i32 %xor72, i64 %val) nounwind {
|
|
; CHECK-LABEL: store_doubleword:
|
|
; CHECK: ubfx [[REG:x[0-9]+]], x1, #9, #8
|
|
; CHECK: str x2, [x0, [[REG]], lsl #3]
|
|
%shr81 = lshr i32 %xor72, 9
|
|
%conv82 = zext i32 %shr81 to i64
|
|
%idxprom83 = and i64 %conv82, 255
|
|
%arrayidx86 = getelementptr inbounds %struct.c* %ctx, i64 0, i64 %idxprom83
|
|
store i64 %val, i64* %arrayidx86, align 8
|
|
ret void
|
|
}
|