1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 03:33:20 +01:00
llvm-mirror/test/CodeGen/XCore
2009-07-16 12:50:48 +00:00
..
2008-11-17-Shl64.ll
2009-01-08-Crash.ll
2009-01-14-Remat-Crash.ll Split the Add, Sub, and Mul instruction opcodes into separate 2009-06-04 22:49:04 +00:00
2009-03-27-v2f64-param.ll
2009-07-15-store192.ll Fix XCoreTargetLowering::isLegalAddressingMode to handle non simple VTs. 2009-07-15 15:46:56 +00:00
addsub64.ll
basictest.ll
bitrev.ll
cos.ll
dg.exp
exp2.ll
exp.ll
fneg.ll Split the Add, Sub, and Mul instruction opcodes into separate 2009-06-04 22:49:04 +00:00
getid.ll
load.ll Fix pattern for LD16S_3r, add basic tests to check load / store instructions 2009-07-15 17:06:59 +00:00
log2.ll
log10.ll
log.ll
pow.ll
powi.ll
private.ll
sin.ll
sqrt.ll
store.ll Fix pattern for LD16S_3r, add basic tests to check load / store instructions 2009-07-15 17:06:59 +00:00
trap.ll
unaligned_load.ll Expand unaligned 32 bit loads from an address which is a constant 2009-07-16 10:42:35 +00:00
unaligned_store_combine.ll Combine an unaligned store of unaligned load into a memmove. 2009-07-16 12:50:48 +00:00
unaligned_store.ll Expand unaligned 32 bit loads from an address which is a constant 2009-07-16 10:42:35 +00:00