RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-01-31 20:51:52 +01:00
Code Issues Projects Releases Wiki Activity
llvm-mirror/test/Analysis/CostModel/X86
History
Simon Pilgrim f0c307facd [CostModel][X86] Add some insert subvector cost tests for vXf32/vXi32/vXi16/vXi8 types
2020-04-04 22:46:57 +01:00
..
aggregates.ll
[CostModel] Model all extractvalues as free.
2019-08-29 11:50:30 +00:00
alternate-shuffle-cost.ll
[CostModel][X86] Try to check against common prefixes before using target-specific cpu checks
2020-02-24 11:59:07 +00:00
arith-fix.ll
[X86] Add a non-zero cost for truncating v32i16->v32i8 on avx512bw.
2020-03-15 17:18:46 -07:00
arith-fma.ll
[CostModel][X86] Split fma arith costs tests from other fp tests
2018-04-13 19:12:32 +00:00
arith-fp.ll
[CostModel][X86] Improve extract/insert element costs (PR43605)
2020-02-27 15:54:13 +00:00
arith-overflow.ll
[X86] Add a non-zero cost for truncating v32i16->v32i8 on avx512bw.
2020-03-15 17:18:46 -07:00
arith-ssat.ll
[CostModel][X86] Try to check against common prefixes before using target-specific cpu checks
2020-02-24 11:59:07 +00:00
arith-usat.ll
[CostModel][X86] Try to check against common prefixes before using target-specific cpu checks
2020-02-24 11:59:07 +00:00
arith.ll
[CostModel][X86] Try to check against common prefixes before using target-specific cpu checks
2020-02-24 11:59:07 +00:00
bitreverse.ll
[CostModel][X86] Regenerate bswap/bitreverse cost tests with update_analyze_test_checks.py
2018-04-06 15:46:26 +00:00
bswap.ll
[CostModel][X86] Regenerate bswap/bitreverse cost tests with update_analyze_test_checks.py
2018-04-06 15:46:26 +00:00
cast.ll
[X86] Fix the cost model for v16i16->v16i32 zero_extend/sign_extend with AVX2
2020-01-29 15:52:10 -08:00
costmodel.ll
[CostModel][X86] Regenerate latency/codesize cost tests
2018-04-13 18:56:58 +00:00
ctlz.ll
[CostModel][X86] Add CTLZ scalar costs
2019-10-14 16:30:17 +00:00
ctpop.ll
[CostModel][X86] Add CTPOP scalar costs (PR43656)
2019-10-14 14:07:43 +00:00
cttz.ll
[CostModel][X86] Improve ISD::CTTZ costs accounting for BSF/TZCNT implementations
2020-03-13 16:51:13 +00:00
div.ll
[CostModel][X86] Try to check against common prefixes before using target-specific cpu checks
2020-02-24 11:59:07 +00:00
extend.ll
[CostModel][X86] Improve extract/insert element costs (PR43605)
2020-02-27 15:54:13 +00:00
fcmp.ll
[CostModel][X86] Try to check against common prefixes before using target-specific cpu checks
2020-02-24 11:59:07 +00:00
fmaxnum.ll
[X86][SSE] Add more accurate costs for fmaxnum/fminnum codegen
2020-03-10 11:59:40 +00:00
fminnum.ll
[X86][SSE] Add more accurate costs for fmaxnum/fminnum codegen
2020-03-10 11:59:40 +00:00
fptosi.ll
[CostModel][X86] Improve extract/insert element costs (PR43605)
2020-02-27 15:54:13 +00:00
fptoui.ll
[CostModel][X86] Improve extract/insert element costs (PR43605)
2020-02-27 15:54:13 +00:00
fround.ll
[CostModel][X86] Improve extract/insert element costs (PR43605)
2020-02-27 15:54:13 +00:00
fshl.ll
[CostModel][X86] Try to check against common prefixes before using target-specific cpu checks
2020-02-24 11:59:07 +00:00
fshr.ll
[CostModel][X86] Try to check against common prefixes before using target-specific cpu checks
2020-02-24 11:59:07 +00:00
gep.ll
…
i32.ll
…
icmp.ll
[CostModel][X86] Try to check against common prefixes before using target-specific cpu checks
2020-02-24 11:59:07 +00:00
insert-extract-at-zero.ll
…
interleave-load-i32.ll
[X86] Replace '-mcpu=skx' with -mattr=avx512f or -mattr=avx512bw in interleave/strided load/store cost model tests.
2018-12-01 00:21:49 +00:00
interleave-store-i32.ll
[X86] Replace '-mcpu=skx' with -mattr=avx512f or -mattr=avx512bw in interleave/strided load/store cost model tests.
2018-12-01 00:21:49 +00:00
interleaved-load-float.ll
…
interleaved-load-i8.ll
…
interleaved-load-store-double.ll
…
interleaved-load-store-i64.ll
…
interleaved-store-i8.ll
…
intrinsic-cost.ll
[CostModel][X86] Improve extract/insert element costs (PR43605)
2020-02-27 15:54:13 +00:00
lit.local.cfg
[lit] Delete empty lines at the end of lit.local.cfg NFC
2019-06-17 09:51:07 +00:00
load_store.ll
[CostModel][X86] Improve extract/insert element costs (PR43605)
2020-02-27 15:54:13 +00:00
loop_v2.ll
…
masked-intrinsic-cost.ll
[CostModel][X86] Improve extract/insert element costs (PR43605)
2020-02-27 15:54:13 +00:00
min-legal-vector-width.ll
[X86] Fix the cost model for v16i16->v16i32 zero_extend/sign_extend with AVX2
2020-01-29 15:52:10 -08:00
reduce-add.ll
[X86] More accurately model the cost of horizontal reductions.
2020-03-22 14:20:15 -07:00
reduce-and.ll
[X86] More accurately model the cost of horizontal reductions.
2020-03-22 14:20:15 -07:00
reduce-fmax.ll
[X86] Add sse4.1 RUNs lines to the min/max reduction cost model tests.
2020-03-29 16:05:35 -07:00
reduce-fmin.ll
[X86] Add sse4.1 RUNs lines to the min/max reduction cost model tests.
2020-03-29 16:05:35 -07:00
reduce-mul.ll
[X86] More accurately model the cost of horizontal reductions.
2020-03-22 14:20:15 -07:00
reduce-or.ll
[X86] More accurately model the cost of horizontal reductions.
2020-03-22 14:20:15 -07:00
reduce-smax.ll
[TTI][X86] Fix the value passed to IsUnsigned for cost modeling of experimental.vector.reduce.smin/smax/umin/umax.
2020-03-29 23:34:22 -07:00
reduce-smin.ll
[TTI][X86] Fix the value passed to IsUnsigned for cost modeling of experimental.vector.reduce.smin/smax/umin/umax.
2020-03-29 23:34:22 -07:00
reduce-umax.ll
[TTI][X86] Fix the value passed to IsUnsigned for cost modeling of experimental.vector.reduce.smin/smax/umin/umax.
2020-03-29 23:34:22 -07:00
reduce-umin.ll
[TTI][X86] Fix the value passed to IsUnsigned for cost modeling of experimental.vector.reduce.smin/smax/umin/umax.
2020-03-29 23:34:22 -07:00
reduce-xor.ll
[X86] More accurately model the cost of horizontal reductions.
2020-03-22 14:20:15 -07:00
reduction.ll
[X86] More accurately model the cost of horizontal reductions.
2020-03-22 14:20:15 -07:00
rem.ll
[CostModel][X86] Try to check against common prefixes before using target-specific cpu checks
2020-02-24 11:59:07 +00:00
scalarize.ll
…
shuffle-broadcast.ll
[CostModel][X86] Add shuffle cost tests for sub-128bit vectors
2020-04-04 13:08:25 +01:00
shuffle-extract_subvector.ll
[CostModel][X86] Improve extract/insert element costs (PR43605)
2020-02-27 15:54:13 +00:00
shuffle-insert_subvector.ll
[CostModel][X86] Add some insert subvector cost tests for vXf32/vXi32/vXi16/vXi8 types
2020-04-04 22:46:57 +01:00
shuffle-reverse.ll
[CostModel][X86] Add shuffle cost tests for sub-128bit vectors
2020-04-04 13:08:25 +01:00
shuffle-single-src.ll
[CostModel][X86] Add shuffle cost tests for sub-128bit vectors
2020-04-04 13:08:25 +01:00
shuffle-transpose.ll
[CostModel][X86] Add shuffle cost tests for sub-128bit vectors
2020-04-04 13:08:25 +01:00
shuffle-two-src.ll
[CostModel][X86] Add shuffle cost tests for sub-128bit vectors
2020-04-04 13:08:25 +01:00
sitofp.ll
[CostModel][X86] Improve extract/insert element costs (PR43605)
2020-02-27 15:54:13 +00:00
slm-arith-costs.ll
Recommit r367901 "[X86] Enable -x86-experimental-vector-widening-legalization by default."
2019-08-07 16:24:26 +00:00
sse-itoi.ll
[CostModel][X86] Regenerate integer extension/truncation cost tests with update_analyze_test_checks.py
2018-04-06 15:28:26 +00:00
strided-load-i8.ll
[X86] Replace '-mcpu=skx' with -mattr=avx512f or -mattr=avx512bw in interleave/strided load/store cost model tests.
2018-12-01 00:21:49 +00:00
strided-load-i16.ll
[X86] Replace '-mcpu=skx' with -mattr=avx512f or -mattr=avx512bw in interleave/strided load/store cost model tests.
2018-12-01 00:21:49 +00:00
strided-load-i32.ll
[X86] Replace '-mcpu=skx' with -mattr=avx512f or -mattr=avx512bw in interleave/strided load/store cost model tests.
2018-12-01 00:21:49 +00:00
strided-load-i64.ll
[X86] Replace '-mcpu=skx' with -mattr=avx512f or -mattr=avx512bw in interleave/strided load/store cost model tests.
2018-12-01 00:21:49 +00:00
testshiftashr.ll
Recommit r367901 "[X86] Enable -x86-experimental-vector-widening-legalization by default."
2019-08-07 16:24:26 +00:00
testshiftlshr.ll
Recommit r367901 "[X86] Enable -x86-experimental-vector-widening-legalization by default."
2019-08-07 16:24:26 +00:00
testshiftshl.ll
Recommit r367901 "[X86] Enable -x86-experimental-vector-widening-legalization by default."
2019-08-07 16:24:26 +00:00
tiny.ll
…
trunc.ll
[X86] Add a non-zero cost for truncating v32i16->v32i8 on avx512bw.
2020-03-15 17:18:46 -07:00
uitofp.ll
[CostModel][X86] Try to check against common prefixes before using target-specific cpu checks
2020-02-24 11:59:07 +00:00
uniformshift.ll
…
vdiv-cost.ll
[CostModel][X86] Add vXi8 vector division by constants costs.
2018-10-24 18:44:12 +00:00
vector_gep.ll
…
vector-extract.ll
[CostModel][X86] Add insert/extract cost tests for sub-128bit vXi8/vXi16 vectors
2020-04-04 13:08:25 +01:00
vector-insert.ll
[CostModel][X86] Add insert/extract cost tests for sub-128bit vXi8/vXi16 vectors
2020-04-04 13:08:25 +01:00
vectorized-loop.ll
…
vselect-cost.ll
[CostModel][X86] Add explicit vector select costs
2019-01-20 13:55:01 +00:00
vshift-ashr-cost.ll
[CostModel][X86] Improve extract/insert element costs (PR43605)
2020-02-27 15:54:13 +00:00
vshift-lshr-cost.ll
[CostModel][X86] Improve extract/insert element costs (PR43605)
2020-02-27 15:54:13 +00:00
vshift-shl-cost.ll
[CostModel][X86] Improve extract/insert element costs (PR43605)
2020-02-27 15:54:13 +00:00