mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-25 20:23:11 +01:00
feb6347be0
For the design in question, overloads seem to be a much simpler and less subtle solution. This removes ODR issues, and errors of the kind where code that uses the specialization in question will accidentally and erroneously specialize the primary template. This only "works" by accident; the program is ill-formed NDR. (Found with -Wundefined-func-template.) Patch by Thomas Köppe! Differential Revision: https://reviews.llvm.org/D58998 llvm-svn: 355880
152 lines
5.0 KiB
C++
152 lines
5.0 KiB
C++
//===- RDFLiveness.h --------------------------------------------*- C++ -*-===//
|
|
//
|
|
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
|
|
// See https://llvm.org/LICENSE.txt for license information.
|
|
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// Recalculate the liveness information given a data flow graph.
|
|
// This includes block live-ins and kill flags.
|
|
|
|
#ifndef LLVM_LIB_TARGET_HEXAGON_RDFLIVENESS_H
|
|
#define LLVM_LIB_TARGET_HEXAGON_RDFLIVENESS_H
|
|
|
|
#include "RDFGraph.h"
|
|
#include "RDFRegisters.h"
|
|
#include "llvm/ADT/DenseMap.h"
|
|
#include "llvm/MC/LaneBitmask.h"
|
|
#include <map>
|
|
#include <set>
|
|
#include <utility>
|
|
|
|
namespace llvm {
|
|
|
|
class MachineBasicBlock;
|
|
class MachineDominanceFrontier;
|
|
class MachineDominatorTree;
|
|
class MachineRegisterInfo;
|
|
class TargetRegisterInfo;
|
|
|
|
namespace rdf {
|
|
|
|
struct Liveness {
|
|
public:
|
|
// This is really a std::map, except that it provides a non-trivial
|
|
// default constructor to the element accessed via [].
|
|
struct LiveMapType {
|
|
LiveMapType(const PhysicalRegisterInfo &pri) : Empty(pri) {}
|
|
|
|
RegisterAggr &operator[] (MachineBasicBlock *B) {
|
|
return Map.emplace(B, Empty).first->second;
|
|
}
|
|
|
|
private:
|
|
RegisterAggr Empty;
|
|
std::map<MachineBasicBlock*,RegisterAggr> Map;
|
|
};
|
|
|
|
using NodeRef = std::pair<NodeId, LaneBitmask>;
|
|
using NodeRefSet = std::set<NodeRef>;
|
|
// RegisterId in RefMap must be normalized.
|
|
using RefMap = std::map<RegisterId, NodeRefSet>;
|
|
|
|
Liveness(MachineRegisterInfo &mri, const DataFlowGraph &g)
|
|
: DFG(g), TRI(g.getTRI()), PRI(g.getPRI()), MDT(g.getDT()),
|
|
MDF(g.getDF()), LiveMap(g.getPRI()), Empty(), NoRegs(g.getPRI()) {}
|
|
|
|
NodeList getAllReachingDefs(RegisterRef RefRR, NodeAddr<RefNode*> RefA,
|
|
bool TopShadows, bool FullChain, const RegisterAggr &DefRRs);
|
|
|
|
NodeList getAllReachingDefs(NodeAddr<RefNode*> RefA) {
|
|
return getAllReachingDefs(RefA.Addr->getRegRef(DFG), RefA, false,
|
|
false, NoRegs);
|
|
}
|
|
|
|
NodeList getAllReachingDefs(RegisterRef RefRR, NodeAddr<RefNode*> RefA) {
|
|
return getAllReachingDefs(RefRR, RefA, false, false, NoRegs);
|
|
}
|
|
|
|
NodeSet getAllReachedUses(RegisterRef RefRR, NodeAddr<DefNode*> DefA,
|
|
const RegisterAggr &DefRRs);
|
|
|
|
NodeSet getAllReachedUses(RegisterRef RefRR, NodeAddr<DefNode*> DefA) {
|
|
return getAllReachedUses(RefRR, DefA, NoRegs);
|
|
}
|
|
|
|
std::pair<NodeSet,bool> getAllReachingDefsRec(RegisterRef RefRR,
|
|
NodeAddr<RefNode*> RefA, NodeSet &Visited, const NodeSet &Defs);
|
|
|
|
NodeAddr<RefNode*> getNearestAliasedRef(RegisterRef RefRR,
|
|
NodeAddr<InstrNode*> IA);
|
|
|
|
LiveMapType &getLiveMap() { return LiveMap; }
|
|
const LiveMapType &getLiveMap() const { return LiveMap; }
|
|
|
|
const RefMap &getRealUses(NodeId P) const {
|
|
auto F = RealUseMap.find(P);
|
|
return F == RealUseMap.end() ? Empty : F->second;
|
|
}
|
|
|
|
void computePhiInfo();
|
|
void computeLiveIns();
|
|
void resetLiveIns();
|
|
void resetKills();
|
|
void resetKills(MachineBasicBlock *B);
|
|
|
|
void trace(bool T) { Trace = T; }
|
|
|
|
private:
|
|
const DataFlowGraph &DFG;
|
|
const TargetRegisterInfo &TRI;
|
|
const PhysicalRegisterInfo &PRI;
|
|
const MachineDominatorTree &MDT;
|
|
const MachineDominanceFrontier &MDF;
|
|
LiveMapType LiveMap;
|
|
const RefMap Empty;
|
|
const RegisterAggr NoRegs;
|
|
bool Trace = false;
|
|
|
|
// Cache of mapping from node ids (for RefNodes) to the containing
|
|
// basic blocks. Not computing it each time for each node reduces
|
|
// the liveness calculation time by a large fraction.
|
|
using NodeBlockMap = DenseMap<NodeId, MachineBasicBlock *>;
|
|
NodeBlockMap NBMap;
|
|
|
|
// Phi information:
|
|
//
|
|
// RealUseMap
|
|
// map: NodeId -> (map: RegisterId -> NodeRefSet)
|
|
// phi id -> (map: register -> set of reached non-phi uses)
|
|
std::map<NodeId, RefMap> RealUseMap;
|
|
|
|
// Inverse iterated dominance frontier.
|
|
std::map<MachineBasicBlock*,std::set<MachineBasicBlock*>> IIDF;
|
|
|
|
// Live on entry.
|
|
std::map<MachineBasicBlock*,RefMap> PhiLON;
|
|
|
|
// Phi uses are considered to be located at the end of the block that
|
|
// they are associated with. The reaching def of a phi use dominates the
|
|
// block that the use corresponds to, but not the block that contains
|
|
// the phi itself. To include these uses in the liveness propagation (up
|
|
// the dominator tree), create a map: block -> set of uses live on exit.
|
|
std::map<MachineBasicBlock*,RefMap> PhiLOX;
|
|
|
|
MachineBasicBlock *getBlockWithRef(NodeId RN) const;
|
|
void traverse(MachineBasicBlock *B, RefMap &LiveIn);
|
|
void emptify(RefMap &M);
|
|
|
|
std::pair<NodeSet,bool> getAllReachingDefsRecImpl(RegisterRef RefRR,
|
|
NodeAddr<RefNode*> RefA, NodeSet &Visited, const NodeSet &Defs,
|
|
unsigned Nest, unsigned MaxNest);
|
|
};
|
|
|
|
raw_ostream &operator<<(raw_ostream &OS, const Print<Liveness::RefMap> &P);
|
|
|
|
} // end namespace rdf
|
|
|
|
} // end namespace llvm
|
|
|
|
#endif // LLVM_LIB_TARGET_HEXAGON_RDFLIVENESS_H
|