mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-19 11:02:59 +02:00
3f9ad6b478
This re-commits everything that was pulled in r314244. The transformation is off by default (patch to enable it to follow). The code is refactored to have a single entry-point and provide fine-grained control over patterns that it selects. This patch also fixes the bugs in the original code. Everything that failed with the original patch has been re-tested with this patch (with the transformation turned on). So the patch to turn this on is soon to follow. Differential Revision: https://reviews.llvm.org/D38575 llvm-svn: 319434
112 lines
3.0 KiB
LLVM
112 lines
3.0 KiB
LLVM
; RUN: llc -verify-machineinstrs -mtriple=powerpc64-unknown-linux-gnu -O2 \
|
|
; RUN: -ppc-gpr-icmps=all -ppc-asm-full-reg-names -mcpu=pwr8 < %s | FileCheck %s \
|
|
; RUN: --implicit-check-not cmpw --implicit-check-not cmpd --implicit-check-not cmpl
|
|
; RUN: llc -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu -O2 \
|
|
; RUN: -ppc-gpr-icmps=all -ppc-asm-full-reg-names -mcpu=pwr8 < %s | FileCheck %s \
|
|
; RUN: --implicit-check-not cmpw --implicit-check-not cmpd --implicit-check-not cmpl
|
|
|
|
@glob = common local_unnamed_addr global i64 0, align 8
|
|
|
|
; Function Attrs: norecurse nounwind readnone
|
|
define signext i32 @test_igeull(i64 %a, i64 %b) {
|
|
entry:
|
|
%cmp = icmp uge i64 %a, %b
|
|
%conv = zext i1 %cmp to i32
|
|
ret i32 %conv
|
|
; CHECK-LABEL: test_igeull:
|
|
; CHECK: subfc {{r[0-9]+}}, r4, r3
|
|
; CHECK-NEXT: subfe [[REG1:r[0-9]+]], r4, r4
|
|
; CHECK-NEXT: addi r3, [[REG1]], 1
|
|
; CHECK: blr
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind readnone
|
|
define signext i32 @test_igeull_sext(i64 %a, i64 %b) {
|
|
entry:
|
|
%cmp = icmp uge i64 %a, %b
|
|
%sub = sext i1 %cmp to i32
|
|
ret i32 %sub
|
|
; CHECK-LABEL: @test_igeull_sext
|
|
; CHECK: subfc [[REG1:r[0-9]+]], r4, r3
|
|
; CHECK: subfe [[REG2:r[0-9]+]], {{r[0-9]+}}, {{r[0-9]+}}
|
|
; CHECK: not r3, [[REG2]]
|
|
; CHECK: blr
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind readnone
|
|
define signext i32 @test_igeull_z(i64 %a) {
|
|
entry:
|
|
%cmp = icmp uge i64 %a, 0
|
|
%sub = zext i1 %cmp to i32
|
|
ret i32 %sub
|
|
; CHECK-LABEL: @test_igeull_z
|
|
; CHECK: li r3, 1
|
|
; CHECK-NEXT: blr
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind readnone
|
|
define signext i32 @test_igeull_sext_z(i64 %a) {
|
|
entry:
|
|
%cmp = icmp uge i64 %a, 0
|
|
%sub = sext i1 %cmp to i32
|
|
ret i32 %sub
|
|
; CHECK-LABEL: @test_igeull_sext_z
|
|
; CHECK: li r3, -1
|
|
; CHECK-NEXT: blr
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind
|
|
define void @test_igeull_store(i64 %a, i64 %b) {
|
|
entry:
|
|
%cmp = icmp uge i64 %a, %b
|
|
%conv1 = zext i1 %cmp to i64
|
|
store i64 %conv1, i64* @glob
|
|
ret void
|
|
; CHECK-LABEL: test_igeull_store:
|
|
; CHECK: subfc {{r[0-9]+}}, r4, r3
|
|
; CHECK: subfe [[REG1:r[0-9]+]], r4, r4
|
|
; CHECK: addi {{r[0-9]+}}, [[REG1]], 1
|
|
; CHECK: blr
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind
|
|
define void @test_igeull_sext_store(i64 %a, i64 %b) {
|
|
entry:
|
|
%cmp = icmp uge i64 %a, %b
|
|
%conv1 = sext i1 %cmp to i64
|
|
store i64 %conv1, i64* @glob
|
|
ret void
|
|
; CHECK-LABEL: @test_igeull_sext_store
|
|
; CHECK: subfc [[REG1:r[0-9]+]], r4, r3
|
|
; CHECK: subfe [[REG2:r[0-9]+]], {{r[0-9]+}}, {{r[0-9]+}}
|
|
; CHECK: not [[REG3:r[0-9]+]], [[REG2]]
|
|
; CHECK: std [[REG3]]
|
|
; CHECK: blr
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind
|
|
define void @test_igeull_z_store(i64 %a) {
|
|
entry:
|
|
%cmp = icmp uge i64 %a, 0
|
|
%conv1 = zext i1 %cmp to i64
|
|
store i64 %conv1, i64* @glob
|
|
ret void
|
|
; CHECK-LABEL: @test_igeull_z_store
|
|
; CHECK: li [[REG1:r[0-9]+]], 1
|
|
; CHECK: std [[REG1]]
|
|
; CHECK: blr
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind
|
|
define void @test_igeull_sext_z_store(i64 %a) {
|
|
entry:
|
|
%cmp = icmp uge i64 %a, 0
|
|
%conv1 = sext i1 %cmp to i64
|
|
store i64 %conv1, i64* @glob
|
|
ret void
|
|
; CHECK-LABEL: @test_igeull_sext_z_store
|
|
; CHECK: li [[REG1:r[0-9]+]], -1
|
|
; CHECK: std [[REG1]]
|
|
; CHECK: blr
|
|
}
|