mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-19 11:02:59 +02:00
30264d4391
As part of the unification of the debug format and the MIR format, print MBB references as '%bb.5'. The MIR printer prints the IR name of a MBB only for block definitions. * find . \( -name "*.mir" -o -name "*.cpp" -o -name "*.h" -o -name "*.ll" \) -type f -print0 | xargs -0 sed -i '' -E 's/BB#" << ([a-zA-Z0-9_]+)->getNumber\(\)/" << printMBBReference(*\1)/g' * find . \( -name "*.mir" -o -name "*.cpp" -o -name "*.h" -o -name "*.ll" \) -type f -print0 | xargs -0 sed -i '' -E 's/BB#" << ([a-zA-Z0-9_]+)\.getNumber\(\)/" << printMBBReference(\1)/g' * find . \( -name "*.txt" -o -name "*.s" -o -name "*.mir" -o -name "*.cpp" -o -name "*.h" -o -name "*.ll" \) -type f -print0 | xargs -0 sed -i '' -E 's/BB#([0-9]+)/%bb.\1/g' * grep -nr 'BB#' and fix Differential Revision: https://reviews.llvm.org/D40422 llvm-svn: 319665
100 lines
3.4 KiB
LLVM
100 lines
3.4 KiB
LLVM
; RUN: llc -verify-machineinstrs -mtriple=powerpc64-unknown-linux-gnu -O2 \
|
|
; RUN: -ppc-gpr-icmps=all -ppc-asm-full-reg-names -mcpu=pwr8 < %s | FileCheck %s \
|
|
; RUN: --implicit-check-not cmpw --implicit-check-not cmpd --implicit-check-not cmpl
|
|
; RUN: llc -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu -O2 \
|
|
; RUN: -ppc-gpr-icmps=all -ppc-asm-full-reg-names -mcpu=pwr8 < %s | FileCheck %s \
|
|
; RUN: --implicit-check-not cmpw --implicit-check-not cmpd --implicit-check-not cmpl
|
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
|
|
@glob = common local_unnamed_addr global i64 0, align 8
|
|
|
|
; Function Attrs: norecurse nounwind readnone
|
|
define signext i32 @test_iltsll(i64 %a, i64 %b) {
|
|
; CHECK-LABEL: test_iltsll:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: sradi [[REG1:r[0-9]+]], r3, 63
|
|
; CHECK-NEXT: rldicl [[REG2:r[0-9]+]], r4, 1, 63
|
|
; CHECK-NEXT: subfc [[REG3:r[0-9]+]], r4, r3
|
|
; CHECK-NEXT: adde [[REG4:r[0-9]+]], [[REG2]], [[REG1]]
|
|
; CHECK-NEXT: xori r3, [[REG4]], 1
|
|
; CHECK-NEXT: blr
|
|
entry:
|
|
%cmp = icmp slt i64 %a, %b
|
|
%conv = zext i1 %cmp to i32
|
|
ret i32 %conv
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind readnone
|
|
define signext i32 @test_iltsll_sext(i64 %a, i64 %b) {
|
|
; CHECK-LABEL: test_iltsll_sext:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: sradi [[REG1:r[0-9]+]], r3, 63
|
|
; CHECK-NEXT: rldicl [[REG2:r[0-9]+]], r4, 1, 63
|
|
; CHECK-NEXT: subfc [[REG3:r[0-9]+]], r4, r3
|
|
; CHECK-NEXT: adde [[REG4:r[0-9]+]], [[REG2]], [[REG1]]
|
|
; CHECK-NEXT: xori [[REG5:r[0-9]+]], [[REG4]], 1
|
|
; CHECK-NEXT: neg r3, [[REG5]]
|
|
; CHECK-NEXT: blr
|
|
entry:
|
|
%cmp = icmp slt i64 %a, %b
|
|
%sub = sext i1 %cmp to i32
|
|
ret i32 %sub
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind readnone
|
|
define signext i32 @test_iltsll_sext_z(i64 %a) {
|
|
; CHECK-LABEL: test_iltsll_sext_z:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: sradi r3, r3, 63
|
|
; CHECK-NEXT: blr
|
|
entry:
|
|
%cmp = icmp slt i64 %a, 0
|
|
%sub = sext i1 %cmp to i32
|
|
ret i32 %sub
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind
|
|
define void @test_iltsll_store(i64 %a, i64 %b) {
|
|
; CHECK-LABEL: test_iltsll_store:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK: sradi [[REG1:r[0-9]+]], r3, 63
|
|
; CHECK: rldicl [[REG2:r[0-9]+]], r4, 1, 63
|
|
; CHECK-DIAG: subfc [[REG3:r[0-9]+]], r4, r3
|
|
; CHECK: adde [[REG4:r[0-9]+]], [[REG2]], [[REG1]]
|
|
; CHECK: xori [[REG5:r[0-9]+]], [[REG4]], 1
|
|
; CHECK-NOT: neg {{r[0-9]+}}, [[REG5]]
|
|
entry:
|
|
%cmp = icmp slt i64 %a, %b
|
|
%conv1 = zext i1 %cmp to i64
|
|
store i64 %conv1, i64* @glob, align 8
|
|
ret void
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind
|
|
define void @test_iltsll_sext_store(i64 %a, i64 %b) {
|
|
; CHECK-LABEL: test_iltsll_sext_store:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK: sradi [[REG1:r[0-9]+]], r3, 63
|
|
; CHECK: rldicl [[REG2:r[0-9]+]], r4, 1, 63
|
|
; CHECK-DIAG: subfc [[REG3:r[0-9]+]], r4, r3
|
|
; CHECK: adde [[REG4:r[0-9]+]], [[REG2]], [[REG1]]
|
|
; CHECK: xori [[REG5:r[0-9]+]], [[REG4]], 1
|
|
; CHECK: neg {{r[0-9]+}}, [[REG5]]
|
|
entry:
|
|
%cmp = icmp slt i64 %a, %b
|
|
%conv1 = sext i1 %cmp to i64
|
|
store i64 %conv1, i64* @glob, align 8
|
|
ret void
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind
|
|
define void @test_iltsll_sext_z_store(i64 %a) {
|
|
; CHECK-LABEL: test_iltsll_sext_z_store:
|
|
; CHECK: sradi r3, r3, 63
|
|
entry:
|
|
%cmp = icmp slt i64 %a, 0
|
|
%conv2 = sext i1 %cmp to i64
|
|
store i64 %conv2, i64* @glob, align 8
|
|
ret void
|
|
}
|