mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-01 08:23:21 +01:00
c4fcff419c
Build on previous patches to successfully distinguish between an M-series and A/R-series MSR and MRS instruction. These take different mask names and have a *slightly* different opcode format. Add decoder and disassembler tests. Improvement on the previous patch - successfully distinguish between valid v6m and v7m masks (one is a subset of the other). The patch had to be edited slightly to apply to ToT. llvm-svn: 140696
8 lines
191 B
Plaintext
8 lines
191 B
Plaintext
# RUN: llvm-mc --disassemble %s -triple=thumbv7-apple-darwin9 -mcpu cortex-m3 | FileCheck %s
|
|
|
|
# CHECK: msr primask, r0
|
|
0x80 0xf3 0x10 0x80
|
|
|
|
# CHECK: mrs r0, primask
|
|
0xef 0xf3 0x10 0x80
|