1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-23 13:02:52 +02:00
llvm-mirror/test/CodeGen
Manman Ren f2aa31c373 Add testing coverage for r274582.
llvm-svn: 274693
2016-07-06 22:01:28 +00:00
..
AArch64 Add testing coverage for r274582. 2016-07-06 22:01:28 +00:00
AMDGPU AMDGPU: Fix return of non-void-returning shaders 2016-07-06 08:35:17 +00:00
ARM [ARM] Do not test for CPUs, use SubtargetFeatures. Also remove 2 flags. 2016-07-06 11:22:11 +00:00
BPF
Generic Move CodeGen test from Generic to X86 specific directory 2016-06-10 19:14:01 +00:00
Hexagon [Hexagon] Equally-sized vectors are equivalent in ISel (except vNi1) 2016-06-27 15:08:22 +00:00
Inputs
Lanai
Mips [mips][micromips] Implement LD, LLD, LWU, SD, DSRL, DSRL32 and DSRLV instructions 2016-06-27 08:23:28 +00:00
MIR [mips][mips16] Fix machine verifier errors about incorrect register classes on load/stores. 2016-06-16 10:20:59 +00:00
MSP430
NVPTX [NVPTX] Add sm_60, sm_61, sm_62 targets to LLVM. 2016-07-06 21:06:10 +00:00
PowerPC Ensure all uses of permute instructions feed vector stores 2016-07-06 18:03:52 +00:00
SPARC Codegen: Fix broken assumption in Tail Merge. 2016-06-24 18:16:36 +00:00
SystemZ [SystemZ] Remove AND mask of bottom 6 bits when result is used for shift/rotate 2016-07-06 18:13:11 +00:00
Thumb [Thumb] Reapply r272251 with a fix for PR28348 (mk 2) 2016-07-05 12:37:13 +00:00
Thumb2 [Thumb] Reapply r272251 with a fix for PR28348 (mk 2) 2016-07-05 12:37:13 +00:00
WebAssembly
WinEH revert http://reviews.llvm.org/D21101 2016-06-30 17:52:24 +00:00
X86 [X86] Transform setcc + movzbl into xorl + setcc 2016-07-06 21:56:18 +00:00
XCore IR: Introduce Module::global_objects(). 2016-06-22 20:29:42 +00:00