1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 03:33:20 +01:00
llvm-mirror/test/CodeGen/X86/x86-64-ptr-arg-simple.ll
Eli Bendersky 391ff99738 In this patch, we teach X86_64TargetMachine that it has a ILP32
(defined by the x32 ABI) mode, in which case its pointers are 32-bits
in size. This knowledge is also added to X86RegisterInfo that now
returns the appropriate registers in getPointerRegClass.

There are many outcomes to this change. In order to keep the patches
separate and manageable, we start by focusing on some simple testable
cases. The patch adds a test with passing a pointer to a function -
focusing on the difference between the two data models for x86-64.
Another test is added for handling of 'sret' arguments (and
functionality is added in X86ISelLowering to make it work).

A note on naming: the "x32 ABI" document refers to the AMD64
architecture (in LLVM it's distinguished by being is64Bits() in the
x86 subtarget) with two variations: the LP64 (default) data model, and
the ILP32 data model. This patch adds predicates to the subtarget
which are consistent with this naming scheme.

llvm-svn: 173503
2013-01-25 22:07:43 +00:00

30 lines
686 B
LLVM

; RUN: llc -mtriple=x86_64-pc-linux < %s | FileCheck %s
; RUN: llc -mtriple=x86_64-pc-linux-gnux32 < %s | FileCheck -check-prefix=X32ABI %s
; %in is kept in %esi for both ABIs. But the pointer will be passed in %edi
; for x32, not %rdi
; CHECK: movl %esi, (%rdi)
; X32ABI: movl %esi, (%edi)
define void @foo(i32* nocapture %out, i32 %in) nounwind {
entry:
store i32 %in, i32* %out, align 4
ret void
}
; CHECK: bar
; CHECK: movl (%rsi), %eax
; Similarly here, but for loading
; X32ABI: bar
; X32ABI: movl (%esi), %eax
define void @bar(i32* nocapture %pOut, i32* nocapture %pIn) nounwind {
entry:
%0 = load i32* %pIn, align 4
store i32 %0, i32* %pOut, align 4
ret void
}