mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-25 05:52:53 +02:00
5f6f8101d5
integer and floating-point opcodes, introducing FAdd, FSub, and FMul. For now, the AsmParser, BitcodeReader, and IRBuilder all preserve backwards compatability, and the Core LLVM APIs preserve backwards compatibility for IR producers. Most front-ends won't need to change immediately. This implements the first step of the plan outlined here: http://nondot.org/sabre/LLVMNotes/IntegerOverflow.txt llvm-svn: 72897
25 lines
954 B
LLVM
25 lines
954 B
LLVM
; RUN: llvm-as < %s | llc -march=x86 -mcpu=yonah
|
|
|
|
define void @test1() {
|
|
tail call void asm sideeffect "ucomiss $0", "x"( float 0x41E0000000000000)
|
|
ret void
|
|
}
|
|
|
|
define void @test2() {
|
|
%tmp53 = tail call i32 asm "ucomiss $1, $3\0Acmovae $2, $0 ", "=r,mx,mr,x,0,~{dirflag},~{fpsr},~{flags},~{cc}"( float 0x41E0000000000000, i32 2147483647, float 0.000000e+00, i32 0 ) ; <i32> [#uses
|
|
unreachable
|
|
}
|
|
|
|
define void @test3() {
|
|
tail call void asm sideeffect "ucomiss $0, $1", "mx,x,~{dirflag},~{fpsr},~{flags},~{cc}"( float 0x41E0000000000000, i32 65536 )
|
|
ret void
|
|
}
|
|
|
|
define void @test4() {
|
|
%tmp1 = tail call float asm "", "=x,0,~{dirflag},~{fpsr},~{flags}"( float 0x47EFFFFFE0000000 ); <float> [#uses=1]
|
|
%tmp4 = fsub float %tmp1, 0x3810000000000000 ; <float> [#uses=1]
|
|
tail call void asm sideeffect "", "x,~{dirflag},~{fpsr},~{flags}"( float %tmp4 )
|
|
ret void
|
|
}
|
|
|