Arnaud A. de Grandmaison d8693073cb [EarlyCSE] Fix handling of target memory intrinsics for CSE'ing loads. ... Summary: Some target intrinsics can access multiple elements, using the pointer as a base address (e.g. AArch64 ld4). When trying to CSE such instructions, it must be checked the available value comes from a compatible instruction because the pointer is not enough to discriminate whether the value is correct. Reviewers: ssijaric Subscribers: mcrosier, llvm-commits, aemerson Differential Revision: http://reviews.llvm.org/D13475 llvm-svn: 249523		2015-10-07 07:41:29 +00:00
..
AArch64	[EarlyCSE] Fix handling of target memory intrinsics for CSE'ing loads.	2015-10-07 07:41:29 +00:00
basic.ll
commute.ll
conditional.ll
edge.ll
fence.ll	Allow value forwarding past release fences in EarlyCSE	2015-08-27 01:32:33 +00:00
floatingpoint.ll
instsimplify-dom.ll
read-reg.ll