1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-26 14:33:02 +02:00
llvm-mirror/lib/CodeGen/SelectionDAG
Duncan Sands f926a3080c The exception handling intrinsics return values,
so must be lowered to a value, not nothing at all.
Subtle point: I made eh_selector return 0 and
eh_typeid_for return 1.  This means that only
cleanups (destructors) will be run as the exception
unwinds [if eh_typeid_for returned 0 then it would
be as if the first catch always matched, and the
corresponding handler would be run], which is
probably want you want in the CBE.

llvm-svn: 37947
2007-07-06 14:46:23 +00:00
..
CallingConvLower.cpp add isVarArg to CCState 2007-06-19 00:11:09 +00:00
DAGCombiner.cpp Fix several over-aggressive folds for undef nodes in dagcombine, to 2007-07-03 14:03:57 +00:00
LegalizeDAG.cpp Fix for PR 1505 (and 1489). Rewrite X87 register 2007-07-03 00:53:03 +00:00
Makefile For PR780: 2006-07-26 16:18:00 +00:00
ScheduleDAG.cpp Change CalculateHeights and CalculateDepths to be non-recursive. 2007-07-06 01:37:28 +00:00
ScheduleDAGList.cpp switch the sched unit map over to use a DenseMap instead of std::map. This 2007-02-03 01:34:13 +00:00
ScheduleDAGRRList.cpp Remove unused variables. 2007-06-29 21:42:03 +00:00
ScheduleDAGSimple.cpp Removed tabs everywhere except autogenerated & external files. Add make 2007-04-16 18:10:23 +00:00
SelectionDAG.cpp Make the debug string for ISD::MERGE_VALUES consistent with the others. 2007-07-05 20:15:43 +00:00
SelectionDAGISel.cpp The exception handling intrinsics return values, 2007-07-06 14:46:23 +00:00
SelectionDAGPrinter.cpp Make chain dependencies blue, in addition to being dashed. 2007-06-18 15:30:16 +00:00
TargetLowering.cpp Add new TargetLowering code to provide the final register type that an 2007-06-28 23:29:44 +00:00