1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 19:23:23 +01:00
llvm-mirror/lib/Target/AArch64
Sander de Smalen a60ae47b70 [AArch64][AsmParser] NFC: Cleanup of addOperands functions
Most of the add<operandname>Operands() functions are the same
and can be replaced by using a single 'RenderMethod' in
the AArch64InstrFormats.td file. Since many of the scaled
immediates (with different scaling/bits) are the same, most of
these can reuse the same AsmOperandClass.

Reviewers: fhahn, rengolin, samparker, SjoerdMeijer, javed.absar

Reviewed By: samparker

Differential Revision: https://reviews.llvm.org/D46122

llvm-svn: 331146
2018-04-29 18:18:21 +00:00
..
AsmParser [AArch64][AsmParser] NFC: Cleanup of addOperands functions 2018-04-29 18:18:21 +00:00
Disassembler
InstPrinter
MCTargetDesc
TargetInfo
Utils
AArch64.h
AArch64.td
AArch64A53Fix835769.cpp
AArch64A57FPLoadBalancing.cpp
AArch64AdvSIMDScalarPass.cpp
AArch64AsmPrinter.cpp
AArch64CallingConvention.h
AArch64CallingConvention.td
AArch64CallLowering.cpp
AArch64CallLowering.h
AArch64CleanupLocalDynamicTLSPass.cpp
AArch64CollectLOH.cpp
AArch64CondBrTuning.cpp
AArch64ConditionalCompares.cpp
AArch64ConditionOptimizer.cpp
AArch64DeadRegisterDefinitionsPass.cpp
AArch64ExpandPseudoInsts.cpp
AArch64FalkorHWPFFix.cpp
AArch64FastISel.cpp
AArch64FrameLowering.cpp [AArch64] Place the first ldp at the end when ReverseCSRRestoreSeq is true 2018-04-27 15:30:54 +00:00
AArch64FrameLowering.h
AArch64GenRegisterBankInfo.def
AArch64InstrAtomics.td
AArch64InstrFormats.td [AArch64][AsmParser] NFC: Cleanup of addOperands functions 2018-04-29 18:18:21 +00:00
AArch64InstrInfo.cpp [MachineOutliner] Add defs to calls + don't track liveness on outlined functions 2018-04-27 23:36:35 +00:00
AArch64InstrInfo.h
AArch64InstrInfo.td [AArch64] Codegen for v8.2A dot product intrinsics 2018-04-27 13:45:32 +00:00
AArch64InstructionSelector.cpp
AArch64ISelDAGToDAG.cpp
AArch64ISelLowering.cpp
AArch64ISelLowering.h
AArch64LegalizerInfo.cpp [globalisel][legalizerinfo] Introduce dedicated extending loads and add lowerings for them 2018-04-28 18:14:50 +00:00
AArch64LegalizerInfo.h
AArch64LoadStoreOptimizer.cpp [CodeGen] Use RegUnits to track register aliases (NFC) 2018-04-27 18:44:37 +00:00
AArch64MachineFunctionInfo.h
AArch64MacroFusion.cpp
AArch64MacroFusion.h
AArch64MCInstLower.cpp
AArch64MCInstLower.h
AArch64PBQPRegAlloc.cpp
AArch64PBQPRegAlloc.h
AArch64PerfectShuffle.h
AArch64PromoteConstant.cpp
AArch64RedundantCopyElimination.cpp
AArch64RegisterBankInfo.cpp
AArch64RegisterBankInfo.h
AArch64RegisterBanks.td
AArch64RegisterInfo.cpp
AArch64RegisterInfo.h
AArch64RegisterInfo.td
AArch64SchedA53.td
AArch64SchedA57.td
AArch64SchedA57WriteRes.td
AArch64SchedCyclone.td
AArch64SchedExynosM1.td
AArch64SchedExynosM3.td
AArch64SchedFalkor.td
AArch64SchedFalkorDetails.td
AArch64SchedKryo.td
AArch64SchedKryoDetails.td
AArch64SchedThunderX2T99.td
AArch64SchedThunderX.td
AArch64Schedule.td
AArch64SelectionDAGInfo.cpp
AArch64SelectionDAGInfo.h
AArch64SIMDInstrOpt.cpp
AArch64StorePairSuppress.cpp
AArch64Subtarget.cpp
AArch64Subtarget.h
AArch64SVEInstrInfo.td [AArch64][AsmParser] NFC: Cleanup of addOperands functions 2018-04-29 18:18:21 +00:00
AArch64SystemOperands.td
AArch64TargetMachine.cpp
AArch64TargetMachine.h
AArch64TargetObjectFile.cpp
AArch64TargetObjectFile.h
AArch64TargetTransformInfo.cpp [TTI, AArch64] Add transpose shuffle kind 2018-04-26 13:48:33 +00:00
AArch64TargetTransformInfo.h [TTI, AArch64] Add transpose shuffle kind 2018-04-26 13:48:33 +00:00
CMakeLists.txt
LLVMBuild.txt
SVEInstrFormats.td [AArch64][AsmParser] NFC: Cleanup of addOperands functions 2018-04-29 18:18:21 +00:00