mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-22 12:33:33 +02:00
2aac4f7aa4
Add two callbacks to MachineEvaluator, so that specific implementations can specify more details about register classes: - composeWithSubRegIndex(RC,Idx), to provide the register class for a register from RC used in conjunction with a subregister index Idx. - getPhysRegBitWidth(Reg), to provide the size in bits of the given physical register. llvm-svn: 314136
78 lines
2.4 KiB
C++
78 lines
2.4 KiB
C++
//===- HexagonBitTracker.h --------------------------------------*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_LIB_TARGET_HEXAGON_HEXAGONBITTRACKER_H
|
|
#define LLVM_LIB_TARGET_HEXAGON_HEXAGONBITTRACKER_H
|
|
|
|
#include "BitTracker.h"
|
|
#include "llvm/ADT/DenseMap.h"
|
|
#include <cstdint>
|
|
|
|
namespace llvm {
|
|
|
|
class HexagonInstrInfo;
|
|
class HexagonRegisterInfo;
|
|
class MachineFrameInfo;
|
|
class MachineFunction;
|
|
class MachineInstr;
|
|
class MachineRegisterInfo;
|
|
|
|
struct HexagonEvaluator : public BitTracker::MachineEvaluator {
|
|
using CellMapType = BitTracker::CellMapType;
|
|
using RegisterRef = BitTracker::RegisterRef;
|
|
using RegisterCell = BitTracker::RegisterCell;
|
|
using BranchTargetList = BitTracker::BranchTargetList;
|
|
|
|
HexagonEvaluator(const HexagonRegisterInfo &tri, MachineRegisterInfo &mri,
|
|
const HexagonInstrInfo &tii, MachineFunction &mf);
|
|
|
|
bool evaluate(const MachineInstr &MI, const CellMapType &Inputs,
|
|
CellMapType &Outputs) const override;
|
|
bool evaluate(const MachineInstr &BI, const CellMapType &Inputs,
|
|
BranchTargetList &Targets, bool &FallsThru) const override;
|
|
|
|
BitTracker::BitMask mask(unsigned Reg, unsigned Sub) const override;
|
|
|
|
uint16_t getPhysRegBitWidth(unsigned Reg) const override;
|
|
|
|
const TargetRegisterClass &composeWithSubRegIndex(
|
|
const TargetRegisterClass &RC, unsigned Idx) const override;
|
|
|
|
MachineFunction &MF;
|
|
MachineFrameInfo &MFI;
|
|
const HexagonInstrInfo &TII;
|
|
|
|
private:
|
|
bool evaluateLoad(const MachineInstr &MI, const CellMapType &Inputs,
|
|
CellMapType &Outputs) const;
|
|
bool evaluateFormalCopy(const MachineInstr &MI, const CellMapType &Inputs,
|
|
CellMapType &Outputs) const;
|
|
|
|
unsigned getNextPhysReg(unsigned PReg, unsigned Width) const;
|
|
unsigned getVirtRegFor(unsigned PReg) const;
|
|
|
|
// Type of formal parameter extension.
|
|
struct ExtType {
|
|
enum { SExt, ZExt };
|
|
|
|
ExtType() = default;
|
|
ExtType(char t, uint16_t w) : Type(t), Width(w) {}
|
|
|
|
char Type = 0;
|
|
uint16_t Width = 0;
|
|
};
|
|
// Map VR -> extension type.
|
|
using RegExtMap = DenseMap<unsigned, ExtType>;
|
|
RegExtMap VRX;
|
|
};
|
|
|
|
} // end namespace llvm
|
|
|
|
#endif // LLVM_LIB_TARGET_HEXAGON_HEXAGONBITTRACKER_H
|