RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-18 18:42:46 +02:00
Code Issues Projects Releases Wiki Activity
fa6d5378ba
llvm-mirror/test/CodeGen/AArch64/pull-binop-through-shift.ll
Roman Lebedev 1b14f79e5f [DAGCombiner] visitShiftByConstant(): drop bogus signbit check 
Summary:
That check claims that the transform is illegal otherwise.
That isn't true:
1. For `ISD::ADD`, we only process `ISD::SHL` outer shift => sign bit does not matter
   https://rise4fun.com/Alive/K4A
2. For `ISD::AND`, there is no restriction on constants:
   https://rise4fun.com/Alive/Wy3
3. For `ISD::OR`, there is no restriction on constants:
   https://rise4fun.com/Alive/GOH
3. For `ISD::XOR`, there is no restriction on constants:
   https://rise4fun.com/Alive/ml6

So, why is it there then?

This changes the testcase that was touched by @spatel in rL347478,
but i'm not sure that test tests anything particular?

Reviewers: RKSimon, spatel, craig.topper, jojo, rengolin

Reviewed By: spatel

Subscribers: javed.absar, llvm-commits, spatel

Tags: #llvm

Differential Revision: https://reviews.llvm.org/D61918

llvm-svn: 361044
2019-05-17 15:52:58 +00:00

311 lines
8.3 KiB
LLVM
Raw Blame History

; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=aarch64-unknown-linux-gnu < %s | FileCheck %s
; shift left
define i32 @and_signbit_shl(i32 %x, i32* %dst) {
; CHECK-LABEL: and_signbit_shl:
; CHECK: // %bb.0:
; CHECK-NEXT: lsl w8, w0, #8
; CHECK-NEXT: and w0, w8, #0xff000000
; CHECK-NEXT: str w0, [x1]
; CHECK-NEXT: ret
%t0 = and i32 %x, 4294901760 ; 0xFFFF0000
%r = shl i32 %t0, 8
store i32 %r, i32* %dst
ret i32 %r
}
define i32 @and_nosignbit_shl(i32 %x, i32* %dst) {
; CHECK-LABEL: and_nosignbit_shl:
; CHECK: // %bb.0:
; CHECK-NEXT: lsl w8, w0, #8
; CHECK-NEXT: and w0, w8, #0xff000000
; CHECK-NEXT: str w0, [x1]
; CHECK-NEXT: ret
%t0 = and i32 %x, 2147418112 ; 0x7FFF0000
%r = shl i32 %t0, 8
store i32 %r, i32* %dst
ret i32 %r
}
define i32 @or_signbit_shl(i32 %x, i32* %dst) {
; CHECK-LABEL: or_signbit_shl:
; CHECK: // %bb.0:
; CHECK-NEXT: lsl w8, w0, #8
; CHECK-NEXT: orr w0, w8, #0xff000000
; CHECK-NEXT: str w0, [x1]
; CHECK-NEXT: ret
%t0 = or i32 %x, 4294901760 ; 0xFFFF0000
%r = shl i32 %t0, 8
store i32 %r, i32* %dst
ret i32 %r
}
define i32 @or_nosignbit_shl(i32 %x, i32* %dst) {
; CHECK-LABEL: or_nosignbit_shl:
; CHECK: // %bb.0:
; CHECK-NEXT: lsl w8, w0, #8
; CHECK-NEXT: orr w0, w8, #0xff000000
; CHECK-NEXT: str w0, [x1]
; CHECK-NEXT: ret
%t0 = or i32 %x, 2147418112 ; 0x7FFF0000
%r = shl i32 %t0, 8
store i32 %r, i32* %dst
ret i32 %r
}
define i32 @xor_signbit_shl(i32 %x, i32* %dst) {
; CHECK-LABEL: xor_signbit_shl:
; CHECK: // %bb.0:
; CHECK-NEXT: lsl w8, w0, #8
; CHECK-NEXT: eor w0, w8, #0xff000000
; CHECK-NEXT: str w0, [x1]
; CHECK-NEXT: ret
%t0 = xor i32 %x, 4294901760 ; 0xFFFF0000
%r = shl i32 %t0, 8
store i32 %r, i32* %dst
ret i32 %r
}
define i32 @xor_nosignbit_shl(i32 %x, i32* %dst) {
; CHECK-LABEL: xor_nosignbit_shl:
; CHECK: // %bb.0:
; CHECK-NEXT: lsl w8, w0, #8
; CHECK-NEXT: eor w0, w8, #0xff000000
; CHECK-NEXT: str w0, [x1]
; CHECK-NEXT: ret
%t0 = xor i32 %x, 2147418112 ; 0x7FFF0000
%r = shl i32 %t0, 8
store i32 %r, i32* %dst
ret i32 %r
}
define i32 @add_signbit_shl(i32 %x, i32* %dst) {
; CHECK-LABEL: add_signbit_shl:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #-16777216
; CHECK-NEXT: add w0, w8, w0, lsl #8
; CHECK-NEXT: str w0, [x1]
; CHECK-NEXT: ret
%t0 = add i32 %x, 4294901760 ; 0xFFFF0000
%r = shl i32 %t0, 8
store i32 %r, i32* %dst
ret i32 %r
}
define i32 @add_nosignbit_shl(i32 %x, i32* %dst) {
; CHECK-LABEL: add_nosignbit_shl:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #-16777216
; CHECK-NEXT: add w0, w8, w0, lsl #8
; CHECK-NEXT: str w0, [x1]
; CHECK-NEXT: ret
%t0 = add i32 %x, 2147418112 ; 0x7FFF0000
%r = shl i32 %t0, 8
store i32 %r, i32* %dst
ret i32 %r
}
; logical shift right
define i32 @and_signbit_lshr(i32 %x, i32* %dst) {
; CHECK-LABEL: and_signbit_lshr:
; CHECK: // %bb.0:
; CHECK-NEXT: lsr w8, w0, #8
; CHECK-NEXT: and w0, w8, #0xffff00
; CHECK-NEXT: str w0, [x1]
; CHECK-NEXT: ret
%t0 = and i32 %x, 4294901760 ; 0xFFFF0000
%r = lshr i32 %t0, 8
store i32 %r, i32* %dst
ret i32 %r
}
define i32 @and_nosignbit_lshr(i32 %x, i32* %dst) {
; CHECK-LABEL: and_nosignbit_lshr:
; CHECK: // %bb.0:
; CHECK-NEXT: lsr w8, w0, #8
; CHECK-NEXT: and w0, w8, #0x7fff00
; CHECK-NEXT: str w0, [x1]
; CHECK-NEXT: ret
%t0 = and i32 %x, 2147418112 ; 0x7FFF0000
%r = lshr i32 %t0, 8
store i32 %r, i32* %dst
ret i32 %r
}
define i32 @or_signbit_lshr(i32 %x, i32* %dst) {
; CHECK-LABEL: or_signbit_lshr:
; CHECK: // %bb.0:
; CHECK-NEXT: lsr w8, w0, #8
; CHECK-NEXT: orr w0, w8, #0xffff00
; CHECK-NEXT: str w0, [x1]
; CHECK-NEXT: ret
%t0 = or i32 %x, 4294901760 ; 0xFFFF0000
%r = lshr i32 %t0, 8
store i32 %r, i32* %dst
ret i32 %r
}
define i32 @or_nosignbit_lshr(i32 %x, i32* %dst) {
; CHECK-LABEL: or_nosignbit_lshr:
; CHECK: // %bb.0:
; CHECK-NEXT: lsr w8, w0, #8
; CHECK-NEXT: orr w0, w8, #0x7fff00
; CHECK-NEXT: str w0, [x1]
; CHECK-NEXT: ret
%t0 = or i32 %x, 2147418112 ; 0x7FFF0000
%r = lshr i32 %t0, 8
store i32 %r, i32* %dst
ret i32 %r
}
define i32 @xor_signbit_lshr(i32 %x, i32* %dst) {
; CHECK-LABEL: xor_signbit_lshr:
; CHECK: // %bb.0:
; CHECK-NEXT: lsr w8, w0, #8
; CHECK-NEXT: eor w0, w8, #0xffff00
; CHECK-NEXT: str w0, [x1]
; CHECK-NEXT: ret
%t0 = xor i32 %x, 4294901760 ; 0xFFFF0000
%r = lshr i32 %t0, 8
store i32 %r, i32* %dst
ret i32 %r
}
define i32 @xor_nosignbit_lshr(i32 %x, i32* %dst) {
; CHECK-LABEL: xor_nosignbit_lshr:
; CHECK: // %bb.0:
; CHECK-NEXT: lsr w8, w0, #8
; CHECK-NEXT: eor w0, w8, #0x7fff00
; CHECK-NEXT: str w0, [x1]
; CHECK-NEXT: ret
%t0 = xor i32 %x, 2147418112 ; 0x7FFF0000
%r = lshr i32 %t0, 8
store i32 %r, i32* %dst
ret i32 %r
}
define i32 @add_signbit_lshr(i32 %x, i32* %dst) {
; CHECK-LABEL: add_signbit_lshr:
; CHECK: // %bb.0:
; CHECK-NEXT: sub w8, w0, #16, lsl #12 // =65536
; CHECK-NEXT: lsr w0, w8, #8
; CHECK-NEXT: str w0, [x1]
; CHECK-NEXT: ret
%t0 = add i32 %x, 4294901760 ; 0xFFFF0000
%r = lshr i32 %t0, 8
store i32 %r, i32* %dst
ret i32 %r
}
define i32 @add_nosignbit_lshr(i32 %x, i32* %dst) {
; CHECK-LABEL: add_nosignbit_lshr:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #2147418112
; CHECK-NEXT: add w8, w0, w8
; CHECK-NEXT: lsr w0, w8, #8
; CHECK-NEXT: str w0, [x1]
; CHECK-NEXT: ret
%t0 = add i32 %x, 2147418112 ; 0x7FFF0000
%r = lshr i32 %t0, 8
store i32 %r, i32* %dst
ret i32 %r
}
; arithmetic shift right
define i32 @and_signbit_ashr(i32 %x, i32* %dst) {
; CHECK-LABEL: and_signbit_ashr:
; CHECK: // %bb.0:
; CHECK-NEXT: asr w8, w0, #8
; CHECK-NEXT: and w0, w8, #0xffffff00
; CHECK-NEXT: str w0, [x1]
; CHECK-NEXT: ret
%t0 = and i32 %x, 4294901760 ; 0xFFFF0000
%r = ashr i32 %t0, 8
store i32 %r, i32* %dst
ret i32 %r
}
define i32 @and_nosignbit_ashr(i32 %x, i32* %dst) {
; CHECK-LABEL: and_nosignbit_ashr:
; CHECK: // %bb.0:
; CHECK-NEXT: lsr w8, w0, #8
; CHECK-NEXT: and w0, w8, #0x7fff00
; CHECK-NEXT: str w0, [x1]
; CHECK-NEXT: ret
%t0 = and i32 %x, 2147418112 ; 0x7FFF0000
%r = ashr i32 %t0, 8
store i32 %r, i32* %dst
ret i32 %r
}
define i32 @or_signbit_ashr(i32 %x, i32* %dst) {
; CHECK-LABEL: or_signbit_ashr:
; CHECK: // %bb.0:
; CHECK-NEXT: lsr w8, w0, #8
; CHECK-NEXT: orr w0, w8, #0xffffff00
; CHECK-NEXT: str w0, [x1]
; CHECK-NEXT: ret
%t0 = or i32 %x, 4294901760 ; 0xFFFF0000
%r = ashr i32 %t0, 8
store i32 %r, i32* %dst
ret i32 %r
}
define i32 @or_nosignbit_ashr(i32 %x, i32* %dst) {
; CHECK-LABEL: or_nosignbit_ashr:
; CHECK: // %bb.0:
; CHECK-NEXT: asr w8, w0, #8
; CHECK-NEXT: orr w0, w8, #0x7fff00
; CHECK-NEXT: str w0, [x1]
; CHECK-NEXT: ret
%t0 = or i32 %x, 2147418112 ; 0x7FFF0000
%r = ashr i32 %t0, 8
store i32 %r, i32* %dst
ret i32 %r
}
define i32 @xor_signbit_ashr(i32 %x, i32* %dst) {
; CHECK-LABEL: xor_signbit_ashr:
; CHECK: // %bb.0:
; CHECK-NEXT: asr w8, w0, #8
; CHECK-NEXT: eor w0, w8, #0xffffff00
; CHECK-NEXT: str w0, [x1]
; CHECK-NEXT: ret
%t0 = xor i32 %x, 4294901760 ; 0xFFFF0000
%r = ashr i32 %t0, 8
store i32 %r, i32* %dst
ret i32 %r
}
define i32 @xor_nosignbit_ashr(i32 %x, i32* %dst) {
; CHECK-LABEL: xor_nosignbit_ashr:
; CHECK: // %bb.0:
; CHECK-NEXT: asr w8, w0, #8
; CHECK-NEXT: eor w0, w8, #0x7fff00
; CHECK-NEXT: str w0, [x1]
; CHECK-NEXT: ret
%t0 = xor i32 %x, 2147418112 ; 0x7FFF0000
%r = ashr i32 %t0, 8
store i32 %r, i32* %dst
ret i32 %r
}
define i32 @add_signbit_ashr(i32 %x, i32* %dst) {
; CHECK-LABEL: add_signbit_ashr:
; CHECK: // %bb.0:
; CHECK-NEXT: sub w8, w0, #16, lsl #12 // =65536
; CHECK-NEXT: asr w0, w8, #8
; CHECK-NEXT: str w0, [x1]
; CHECK-NEXT: ret
%t0 = add i32 %x, 4294901760 ; 0xFFFF0000
%r = ashr i32 %t0, 8
store i32 %r, i32* %dst
ret i32 %r
}
define i32 @add_nosignbit_ashr(i32 %x, i32* %dst) {
; CHECK-LABEL: add_nosignbit_ashr:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #2147418112
; CHECK-NEXT: add w8, w0, w8
; CHECK-NEXT: asr w0, w8, #8
; CHECK-NEXT: str w0, [x1]
; CHECK-NEXT: ret
%t0 = add i32 %x, 2147418112 ; 0x7FFF0000
%r = ashr i32 %t0, 8
store i32 %r, i32* %dst
ret i32 %r
}
Reference in New Issue View Git Blame Copy Permalink