1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-31 07:52:55 +01:00
llvm-mirror/test/CodeGen/X86/barrier-sse.ll
Eric Christopher 4924d5fb93 Custom lower the memory barrier instructions and add support
for lowering without sse2.  Add a couple of new testcases.

Fixes a few libgomp tests and latent bugs.  Remove a few todos.

llvm-svn: 109078
2010-07-22 02:48:34 +00:00

22 lines
986 B
LLVM

; RUN: llc < %s -march=x86 -mattr=+sse2 | not grep sfence
; RUN: llc < %s -march=x86 -mattr=+sse2 | not grep lfence
; RUN: llc < %s -march=x86 -mattr=+sse2 | not grep mfence
; RUN: llc < %s -march=x86 -mattr=+sse2 | grep MEMBARRIER
declare void @llvm.memory.barrier( i1 , i1 , i1 , i1 , i1)
define void @test() {
call void @llvm.memory.barrier( i1 true, i1 true, i1 false, i1 false, i1 false)
call void @llvm.memory.barrier( i1 true, i1 false, i1 true, i1 false, i1 false)
call void @llvm.memory.barrier( i1 true, i1 false, i1 false, i1 true, i1 false)
call void @llvm.memory.barrier( i1 true, i1 true, i1 true, i1 false, i1 false)
call void @llvm.memory.barrier( i1 true, i1 true, i1 false, i1 true, i1 false)
call void @llvm.memory.barrier( i1 true, i1 false, i1 true, i1 true, i1 false)
call void @llvm.memory.barrier( i1 true, i1 true, i1 true, i1 true , i1 false)
call void @llvm.memory.barrier( i1 false, i1 false, i1 false, i1 false , i1 false)
ret void
}