This website requires JavaScript.
Explore
Help
Sign In
RPCS3
/
llvm-mirror
Watch
1
Star
0
Fork
0
You've already forked llvm-mirror
mirror of
https://github.com/RPCS3/llvm-mirror.git
synced
2024-11-25 12:12:47 +01:00
Code
Issues
Projects
Releases
Wiki
Activity
fb2d44e57b
llvm-mirror
/
lib
/
CodeGen
/
SelectionDAG
History
Nadav Rotem
57c4257192
Code cleanups: Remove duplicated logic in PromotInteRes_BITCAST, reserve vector space, reuse types.
...
llvm-svn: 133389
2011-06-19 10:49:57 +00:00
..
CMakeLists.txt
DAGCombiner.cpp
Add a DAGCombine for (ext (binop (load x), cst)).
2011-06-16 01:15:49 +00:00
FastISel.cpp
PR10077: fix fast-isel of extractvalue of aggregate constants.
2011-06-06 05:46:34 +00:00
FunctionLoweringInfo.cpp
Add a parameter to CCState so that it can access the MachineFunction.
2011-06-08 23:55:35 +00:00
InstrEmitter.cpp
Don't use register classes larger than TLI->getRegClassFor(VT).
2011-06-16 22:50:38 +00:00
InstrEmitter.h
LegalizeDAG.cpp
Add a testcase for checking the integer-promotion of many different vector
2011-06-14 08:11:52 +00:00
LegalizeFloatTypes.cpp
LegalizeIntegerTypes.cpp
Code cleanups: Remove duplicated logic in PromotInteRes_BITCAST, reserve vector space, reuse types.
2011-06-19 10:49:57 +00:00
LegalizeTypes.cpp
LegalizeTypes.h
Lower multiply with overflow checking to __mulo<mode>
2011-06-17 20:41:29 +00:00
LegalizeTypesGeneric.cpp
LegalizeVectorOps.cpp
LegalizeVectorTypes.cpp
Fix a bug in FindMemType. When widening vector loads, use a wider memory type
2011-06-13 18:13:24 +00:00
Makefile
ScheduleDAGFast.cpp
ScheduleDAGList.cpp
ScheduleDAGRRList.cpp
Remove unused but set variables.
2011-06-18 11:09:41 +00:00
ScheduleDAGSDNodes.cpp
Don't allocate empty read-only SmallVectors during SelectionDAG deallocation.
2011-06-18 13:13:44 +00:00
ScheduleDAGSDNodes.h
Add a new MVT::untyped. This will be used in future work for modelling ISA features like register pairs and lists with "interesting" constraints (such as ARM NEON contiguous register lists or even-odd paired registers). We need to be able to generate these instructions (often from intrinsics), but don't want to have to assign a legal type to them. Instead, we'll use an "untyped" edge to bypass the type-checking and simply ensure that the register classes match.
2011-06-15 23:35:18 +00:00
SDNodeDbgValue.h
SDNodeOrdering.h
SelectionDAG.cpp
Don't allocate empty read-only SmallVectors during SelectionDAG deallocation.
2011-06-18 13:13:44 +00:00
SelectionDAGBuilder.cpp
When promoting the vector elements in CopyToParts, use vector trunc
2011-06-19 08:49:38 +00:00
SelectionDAGBuilder.h
Introduce MachineBranchProbabilityInfo class, which has similar API to
2011-06-16 20:22:37 +00:00
SelectionDAGISel.cpp
Introduce MachineBranchProbabilityInfo class, which has similar API to
2011-06-16 20:22:37 +00:00
SelectionDAGPrinter.cpp
TargetLowering.cpp
Lower multiply with overflow checking to __mulo<mode>
2011-06-17 20:41:29 +00:00
TargetSelectionDAGInfo.cpp