RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-25 20:23:11 +01:00
Code Issues Projects Releases Wiki Activity
fb63eba81c
llvm-mirror/lib/Target/ARM
History
Rafael Espindola fb63eba81c add the "eq" condition code 
implement a movcond instruction

llvm-svn: 29857
2006-08-24 17:19:08 +00:00
..
.cvsignore Ignore generated files 2006-05-27 01:23:30 +00:00
ARM.h add the "eq" condition code 2006-08-24 17:19:08 +00:00
ARM.td getCalleeSaveRegs and getCalleeSaveRegClasses are no long TableGen'd. 2006-05-18 00:12:58 +00:00
ARMAsmPrinter.cpp create a generic bcond instruction that has a conditional code argument 2006-08-24 16:13:15 +00:00
ARMFrameInfo.h Declare the callee saved regs 2006-08-16 14:43:33 +00:00
ARMInstrInfo.cpp change the addressing mode of the str instruction to reg+imm 2006-08-08 20:35:03 +00:00
ARMInstrInfo.h change the addressing mode of the str instruction to reg+imm 2006-08-08 20:35:03 +00:00
ARMInstrInfo.td add the "eq" condition code 2006-08-24 17:19:08 +00:00
ARMISelDAGToDAG.cpp add the "eq" condition code 2006-08-24 17:19:08 +00:00
ARMRegisterInfo.cpp add a "load effective address" 2006-08-17 17:09:40 +00:00
ARMRegisterInfo.h getCalleeSaveRegs and getCalleeSaveRegClasses are no long TableGen'd. 2006-05-18 00:12:58 +00:00
ARMRegisterInfo.td Constify some methods. Patch provided by Anton Vayvod, thanks! 2006-08-17 22:00:08 +00:00
ARMTargetMachine.cpp initial support for select 2006-08-21 22:00:32 +00:00
ARMTargetMachine.h Declare the callee saved regs 2006-08-16 14:43:33 +00:00
Makefile
README.txt add a README.txt 2006-08-22 12:22:46 +00:00

README.txt 

//===---------------------------------------------------------------------===//
// Random ideas for the ARM backend.
//===---------------------------------------------------------------------===//

Consider implementing a select with two conditional moves:

cmp x, y
moveq dst, a
movne dst, b