mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-25 20:23:11 +01:00
913d56c6da
NFC. Adding MC regressions tests to cover the BMI1 and BMI2 ISA sets both 32 and 64 bit. This patch is part of a larger task to cover MC encoding of all X86 ISA Sets. started in revision: https://reviews.llvm.org/D39952 Reviewers: zvi, craig.topper, m_zuckerman, RKSimon Differential Revision: https://reviews.llvm.org/D41106 Change-Id: I033ce137b5b82d36e1e601cd5e0534637b43a4a9 llvm-svn: 320557
143 lines
4.8 KiB
ArmAsm
143 lines
4.8 KiB
ArmAsm
// RUN: llvm-mc -triple i386-unknown-unknown --show-encoding %s | FileCheck %s
|
|
|
|
// CHECK: andnl -485498096(%edx,%eax,4), %edx, %edx
|
|
// CHECK: encoding: [0xc4,0xe2,0x68,0xf2,0x94,0x82,0x10,0xe3,0x0f,0xe3]
|
|
andnl -485498096(%edx,%eax,4), %edx, %edx
|
|
|
|
// CHECK: andnl 485498096(%edx,%eax,4), %edx, %edx
|
|
// CHECK: encoding: [0xc4,0xe2,0x68,0xf2,0x94,0x82,0xf0,0x1c,0xf0,0x1c]
|
|
andnl 485498096(%edx,%eax,4), %edx, %edx
|
|
|
|
// CHECK: andnl 485498096(%edx), %edx, %edx
|
|
// CHECK: encoding: [0xc4,0xe2,0x68,0xf2,0x92,0xf0,0x1c,0xf0,0x1c]
|
|
andnl 485498096(%edx), %edx, %edx
|
|
|
|
// CHECK: andnl 485498096, %edx, %edx
|
|
// CHECK: encoding: [0xc4,0xe2,0x68,0xf2,0x15,0xf0,0x1c,0xf0,0x1c]
|
|
andnl 485498096, %edx, %edx
|
|
|
|
// CHECK: andnl 64(%edx,%eax), %edx, %edx
|
|
// CHECK: encoding: [0xc4,0xe2,0x68,0xf2,0x54,0x02,0x40]
|
|
andnl 64(%edx,%eax), %edx, %edx
|
|
|
|
// CHECK: andnl (%edx), %edx, %edx
|
|
// CHECK: encoding: [0xc4,0xe2,0x68,0xf2,0x12]
|
|
andnl (%edx), %edx, %edx
|
|
|
|
// CHECK: andnl %edx, %edx, %edx
|
|
// CHECK: encoding: [0xc4,0xe2,0x68,0xf2,0xd2]
|
|
andnl %edx, %edx, %edx
|
|
|
|
// CHECK: bextrl %edx, -485498096(%edx,%eax,4), %edx
|
|
// CHECK: encoding: [0xc4,0xe2,0x68,0xf7,0x94,0x82,0x10,0xe3,0x0f,0xe3]
|
|
bextrl %edx, -485498096(%edx,%eax,4), %edx
|
|
|
|
// CHECK: bextrl %edx, 485498096(%edx,%eax,4), %edx
|
|
// CHECK: encoding: [0xc4,0xe2,0x68,0xf7,0x94,0x82,0xf0,0x1c,0xf0,0x1c]
|
|
bextrl %edx, 485498096(%edx,%eax,4), %edx
|
|
|
|
// CHECK: bextrl %edx, 485498096(%edx), %edx
|
|
// CHECK: encoding: [0xc4,0xe2,0x68,0xf7,0x92,0xf0,0x1c,0xf0,0x1c]
|
|
bextrl %edx, 485498096(%edx), %edx
|
|
|
|
// CHECK: bextrl %edx, 485498096, %edx
|
|
// CHECK: encoding: [0xc4,0xe2,0x68,0xf7,0x15,0xf0,0x1c,0xf0,0x1c]
|
|
bextrl %edx, 485498096, %edx
|
|
|
|
// CHECK: bextrl %edx, 64(%edx,%eax), %edx
|
|
// CHECK: encoding: [0xc4,0xe2,0x68,0xf7,0x54,0x02,0x40]
|
|
bextrl %edx, 64(%edx,%eax), %edx
|
|
|
|
// CHECK: bextrl %edx, (%edx), %edx
|
|
// CHECK: encoding: [0xc4,0xe2,0x68,0xf7,0x12]
|
|
bextrl %edx, (%edx), %edx
|
|
|
|
// CHECK: bextrl %edx, %edx, %edx
|
|
// CHECK: encoding: [0xc4,0xe2,0x68,0xf7,0xd2]
|
|
bextrl %edx, %edx, %edx
|
|
|
|
// CHECK: blsil -485498096(%edx,%eax,4), %edx
|
|
// CHECK: encoding: [0xc4,0xe2,0x68,0xf3,0x9c,0x82,0x10,0xe3,0x0f,0xe3]
|
|
blsil -485498096(%edx,%eax,4), %edx
|
|
|
|
// CHECK: blsil 485498096(%edx,%eax,4), %edx
|
|
// CHECK: encoding: [0xc4,0xe2,0x68,0xf3,0x9c,0x82,0xf0,0x1c,0xf0,0x1c]
|
|
blsil 485498096(%edx,%eax,4), %edx
|
|
|
|
// CHECK: blsil 485498096(%edx), %edx
|
|
// CHECK: encoding: [0xc4,0xe2,0x68,0xf3,0x9a,0xf0,0x1c,0xf0,0x1c]
|
|
blsil 485498096(%edx), %edx
|
|
|
|
// CHECK: blsil 485498096, %edx
|
|
// CHECK: encoding: [0xc4,0xe2,0x68,0xf3,0x1d,0xf0,0x1c,0xf0,0x1c]
|
|
blsil 485498096, %edx
|
|
|
|
// CHECK: blsil 64(%edx,%eax), %edx
|
|
// CHECK: encoding: [0xc4,0xe2,0x68,0xf3,0x5c,0x02,0x40]
|
|
blsil 64(%edx,%eax), %edx
|
|
|
|
// CHECK: blsil (%edx), %edx
|
|
// CHECK: encoding: [0xc4,0xe2,0x68,0xf3,0x1a]
|
|
blsil (%edx), %edx
|
|
|
|
// CHECK: blsil %edx, %edx
|
|
// CHECK: encoding: [0xc4,0xe2,0x68,0xf3,0xda]
|
|
blsil %edx, %edx
|
|
|
|
// CHECK: blsmskl -485498096(%edx,%eax,4), %edx
|
|
// CHECK: encoding: [0xc4,0xe2,0x68,0xf3,0x94,0x82,0x10,0xe3,0x0f,0xe3]
|
|
blsmskl -485498096(%edx,%eax,4), %edx
|
|
|
|
// CHECK: blsmskl 485498096(%edx,%eax,4), %edx
|
|
// CHECK: encoding: [0xc4,0xe2,0x68,0xf3,0x94,0x82,0xf0,0x1c,0xf0,0x1c]
|
|
blsmskl 485498096(%edx,%eax,4), %edx
|
|
|
|
// CHECK: blsmskl 485498096(%edx), %edx
|
|
// CHECK: encoding: [0xc4,0xe2,0x68,0xf3,0x92,0xf0,0x1c,0xf0,0x1c]
|
|
blsmskl 485498096(%edx), %edx
|
|
|
|
// CHECK: blsmskl 485498096, %edx
|
|
// CHECK: encoding: [0xc4,0xe2,0x68,0xf3,0x15,0xf0,0x1c,0xf0,0x1c]
|
|
blsmskl 485498096, %edx
|
|
|
|
// CHECK: blsmskl 64(%edx,%eax), %edx
|
|
// CHECK: encoding: [0xc4,0xe2,0x68,0xf3,0x54,0x02,0x40]
|
|
blsmskl 64(%edx,%eax), %edx
|
|
|
|
// CHECK: blsmskl (%edx), %edx
|
|
// CHECK: encoding: [0xc4,0xe2,0x68,0xf3,0x12]
|
|
blsmskl (%edx), %edx
|
|
|
|
// CHECK: blsmskl %edx, %edx
|
|
// CHECK: encoding: [0xc4,0xe2,0x68,0xf3,0xd2]
|
|
blsmskl %edx, %edx
|
|
|
|
// CHECK: blsrl -485498096(%edx,%eax,4), %edx
|
|
// CHECK: encoding: [0xc4,0xe2,0x68,0xf3,0x8c,0x82,0x10,0xe3,0x0f,0xe3]
|
|
blsrl -485498096(%edx,%eax,4), %edx
|
|
|
|
// CHECK: blsrl 485498096(%edx,%eax,4), %edx
|
|
// CHECK: encoding: [0xc4,0xe2,0x68,0xf3,0x8c,0x82,0xf0,0x1c,0xf0,0x1c]
|
|
blsrl 485498096(%edx,%eax,4), %edx
|
|
|
|
// CHECK: blsrl 485498096(%edx), %edx
|
|
// CHECK: encoding: [0xc4,0xe2,0x68,0xf3,0x8a,0xf0,0x1c,0xf0,0x1c]
|
|
blsrl 485498096(%edx), %edx
|
|
|
|
// CHECK: blsrl 485498096, %edx
|
|
// CHECK: encoding: [0xc4,0xe2,0x68,0xf3,0x0d,0xf0,0x1c,0xf0,0x1c]
|
|
blsrl 485498096, %edx
|
|
|
|
// CHECK: blsrl 64(%edx,%eax), %edx
|
|
// CHECK: encoding: [0xc4,0xe2,0x68,0xf3,0x4c,0x02,0x40]
|
|
blsrl 64(%edx,%eax), %edx
|
|
|
|
// CHECK: blsrl (%edx), %edx
|
|
// CHECK: encoding: [0xc4,0xe2,0x68,0xf3,0x0a]
|
|
blsrl (%edx), %edx
|
|
|
|
// CHECK: blsrl %edx, %edx
|
|
// CHECK: encoding: [0xc4,0xe2,0x68,0xf3,0xca]
|
|
blsrl %edx, %edx
|
|
|