mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-01 00:12:50 +01:00
15597f07b2
and add a TargetLowering hook for it to use to determine when this is legal (i.e. not in PIC mode, etc.) This allows instruction selection to emit folded constant offsets in more cases, such as the included testcase, eliminating the need for explicit arithmetic instructions. This eliminates the need for the C++ code in X86ISelDAGToDAG.cpp that attempted to achieve the same effect, but wasn't as effective. Also, fix handling of offsets in GlobalAddressSDNodes in several places, including changing GlobalAddressSDNode's offset from int to int64_t. The Mips, Alpha, Sparc, and CellSPU targets appear to be unaware of GlobalAddress offsets currently, so set the hook to false on those targets. llvm-svn: 57748
19 lines
508 B
LLVM
19 lines
508 B
LLVM
; RUN: llvm-as < %s | llc -march=x86 > %t
|
|
; RUN: not grep lea %t
|
|
; RUN: not grep add %t
|
|
; RUN: grep mov %t | count 1
|
|
; RUN: llvm-as < %s | llc -march=x86-64 -relocation-model=static > %t
|
|
; RUN: not grep lea %t
|
|
; RUN: not grep add %t
|
|
; RUN: grep mov %t | count 1
|
|
|
|
; This store should fold to a single mov instruction.
|
|
|
|
@ptr = global i32* null
|
|
@dst = global [131072 x i32] zeroinitializer
|
|
|
|
define void @foo() nounwind {
|
|
store i32* getelementptr ([131072 x i32]* @dst, i32 0, i32 16), i32** @ptr
|
|
ret void
|
|
}
|