RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 03:02:36 +01:00
Code Issues Projects Releases Wiki Activity
fe50645fc5
llvm-mirror/test/Bitcode/vectorInstructions.3.2.ll.bc
Michael Kuperstein 5343bbad35 Ensure bitcode encoding of instructions and their operands stays stable. 
This includes instructions with aggregate operands (insert/extract), instructions with vector operands (insert/extract/shuffle), binary arithmetic and bitwise instructions, conversion instructions and terminators.

Work was done by lama.saba@intel.com.

llvm-svn: 202262
2014-02-26 12:06:36 +00:00

500 B
Raw History

View Raw