1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 03:02:36 +01:00
llvm-mirror/test/Transforms/IRCE
Max Kazantsev ff635da3c0 [IRCE] Do not process empty safe ranges
IRCE should not apply when the safe iteration range is proved to be empty.
In this case we do unneeded job creating pre/post loops and then never
go to the main loop.

This patch makes IRCE not apply to empty safe ranges, adds test for this
situation and also modifies one of existing tests where it used to happen
slightly.

Reviewed By: anna
Differential Revision: https://reviews.llvm.org/D38577

llvm-svn: 315437
2017-10-11 06:53:07 +00:00
..
add-metadata-pre-post-loops.ll
bad-loop-structure.ll
bug-loop-varying-upper-limit.ll
bug-mismatched-types.ll
clamp.ll [IRCE] Temporarily disable unsigned latch conditions by default 2017-10-04 06:53:22 +00:00
conjunctive-checks.ll
correct-loop-info.ll [IRCE] Do not process empty safe ranges 2017-10-11 06:53:07 +00:00
decrementing-loop.ll
eq_ne.ll [IRCE] Temporarily disable unsigned latch conditions by default 2017-10-04 06:53:22 +00:00
low-becount.ll
multiple-access-no-preloop.ll
not-likely-taken.ll
only-lower-check.ll
only-upper-check.ll
pre_post_loops.ll
range_intersect_miscompile.ll [IRCE] Temporarily disable unsigned latch conditions by default 2017-10-04 06:53:22 +00:00
single-access-no-preloop.ll [IRCE] Do not process empty safe ranges 2017-10-11 06:53:07 +00:00
single-access-with-preloop.ll
skip-profitability-checks.ll
stride_more_than_1.ll [IRCE] Temporarily disable unsigned latch conditions by default 2017-10-04 06:53:22 +00:00
unhandled.ll
unsigned_comparisons_ugt.ll [IRCE] Temporarily disable unsigned latch conditions by default 2017-10-04 06:53:22 +00:00
unsigned_comparisons_ult.ll [IRCE] Temporarily disable unsigned latch conditions by default 2017-10-04 06:53:22 +00:00
with-parent-loops.ll