RPCS3/rpcs3
1
0
Fork 0
mirror of https://github.com/RPCS3/rpcs3.git synced 2024-11-22 18:53:28 +01:00
Code Issues Releases Wiki Activity

SPU: Rewrite CGX

Browse Source
This commit is contained in:
Eladash 2019-09-20 13:14:55 +03:00 committed by Ivan
parent d0503dc937
commit e315b39822
2 changed files with 29 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

34
rpcs3/Emu/Cell/SPUASMJITRecompiler.cpp
View File

@ -3768,15 +3768,35 @@ void spu_recompiler::SFX(spu_opcode_t op)
void spu_recompiler::CGX(spu_opcode_t op) //nf void spu_recompiler::CGX(spu_opcode_t op) //nf
{ {
for (u32 i = 0; i < 4; i++) // unrolled loop const XmmLink& vt = XmmGet(op.rt, XmmType::Int);
const XmmLink& va = XmmGet(op.ra, XmmType::Int);
const XmmLink& vb = XmmGet(op.rb, XmmType::Int);
const XmmLink& res = XmmAlloc();
const XmmLink& sign = XmmAlloc();
c->pslld(vt, 31);
c->psrad(vt, 31);
if (utils::has_avx())
{ {
c->bt(SPU_OFF_32(gpr, op.rt, &v128::_u32, i), 0); c->vpaddd(res, va, vb);
c->mov(*addr, SPU_OFF_32(gpr, op.ra, &v128::_u32, i));
c->adc(*addr, SPU_OFF_32(gpr, op.rb, &v128::_u32, i));
c->setc(addr->r8());
c->movzx(*addr, addr->r8());
c->mov(SPU_OFF_32(gpr, op.rt, &v128::_u32, i), *addr);
} }
else
{
c->movdqa(res, va);
c->paddd(res, vb);
}
c->movdqa(sign, XmmConst(_mm_set1_epi32(-0x80000000)));
c->pxor(va, sign);
c->pxor(res, sign);
c->pcmpgtd(va, res);
c->pxor(res, sign);
c->pcmpeqd(res, vt);
c->pand(res, vt);
c->por(res, va);
c->psrld(res, 31);
c->movdqa(SPU_OFF_128(gpr, op.rt), res);
} }
void spu_recompiler::BGX(spu_opcode_t op) //nf void spu_recompiler::BGX(spu_opcode_t op) //nf

4
rpcs3/Emu/Cell/SPURecompiler.cpp
View File

@ -6603,9 +6603,9 @@ public:
void CGX(spu_opcode_t op) void CGX(spu_opcode_t op)
{ {
const auto [a, b] = get_vrs<u32[4]>(op.ra, op.rb); const auto [a, b] = get_vrs<u32[4]>(op.ra, op.rb);
const auto x = ~get_vr(op.rt) & 1; const auto x = (get_vr<s32[4]>(op.rt) << 31) >> 31;
const auto s = eval(a + b); const auto s = eval(a + b);
set_vr(op.rt, zext<u32[4]>((noncast<u32[4]>(sext<s32[4]>(s < a)) | (s & ~x)) == -1)); set_vr(op.rt, noncast<u32[4]>(sext<s32[4]>(s < a) | (sext<s32[4]>(s == noncast<u32[4]>(x)) & x)) >> 31);
} }
void BGX(spu_opcode_t op) void BGX(spu_opcode_t op)