2022-06-12 17:33:32 +02:00
|
|
|
from typing import Dict, List, Optional, TYPE_CHECKING, Set
|
|
|
|
import spimdisasm
|
|
|
|
import tqdm
|
2022-10-04 16:09:23 +02:00
|
|
|
from dataclasses import dataclass
|
2022-10-15 00:21:50 +02:00
|
|
|
from intervaltree import IntervalTree, Interval
|
2022-06-12 17:33:32 +02:00
|
|
|
|
|
|
|
# circular import
|
|
|
|
if TYPE_CHECKING:
|
|
|
|
from segtypes.segment import Segment
|
2022-05-05 16:08:16 +02:00
|
|
|
|
|
|
|
from util import options, log
|
2021-04-13 09:47:52 +02:00
|
|
|
|
2022-06-12 17:33:32 +02:00
|
|
|
all_symbols: List["Symbol"] = []
|
|
|
|
all_symbols_dict: Dict[int, List["Symbol"]] = {}
|
2022-10-15 00:21:50 +02:00
|
|
|
all_symbols_ranges = IntervalTree()
|
2022-06-12 17:33:32 +02:00
|
|
|
ignored_addresses: Set[int] = set()
|
2022-10-04 16:09:23 +02:00
|
|
|
to_mark_as_defined: Set[str] = set()
|
2022-06-12 17:33:32 +02:00
|
|
|
|
|
|
|
# Initialize a spimdisasm context, used to store symbols and functions
|
|
|
|
spim_context = spimdisasm.common.Context()
|
2021-04-13 09:47:52 +02:00
|
|
|
|
2022-05-05 16:08:16 +02:00
|
|
|
TRUEY_VALS = ["true", "on", "yes", "y"]
|
|
|
|
FALSEY_VALS = ["false", "off", "no", "n"]
|
|
|
|
|
|
|
|
|
|
|
|
def is_truey(str: str) -> bool:
|
|
|
|
return str.lower() in TRUEY_VALS
|
|
|
|
|
|
|
|
|
|
|
|
def is_falsey(str: str) -> bool:
|
|
|
|
return str.lower() in FALSEY_VALS
|
|
|
|
|
|
|
|
|
2022-06-12 17:33:32 +02:00
|
|
|
def add_symbol(sym: "Symbol"):
|
|
|
|
all_symbols.append(sym)
|
|
|
|
if sym.vram_start is not None:
|
|
|
|
if sym.vram_start not in all_symbols_dict:
|
|
|
|
all_symbols_dict[sym.vram_start] = []
|
|
|
|
all_symbols_dict[sym.vram_start].append(sym)
|
|
|
|
|
2022-10-15 00:21:50 +02:00
|
|
|
# For larger symbols, add their ranges to interval trees for faster lookup
|
|
|
|
if sym.size > 4:
|
|
|
|
all_symbols_ranges.addi(sym.vram_start, sym.vram_end, sym)
|
|
|
|
|
2022-06-12 17:33:32 +02:00
|
|
|
|
|
|
|
def initialize(all_segments: "List[Segment]"):
|
2021-04-13 09:47:52 +02:00
|
|
|
global all_symbols
|
2022-06-12 17:33:32 +02:00
|
|
|
global all_symbols_dict
|
2022-10-15 00:21:50 +02:00
|
|
|
global all_symbols_ranges
|
2021-04-13 09:47:52 +02:00
|
|
|
|
|
|
|
all_symbols = []
|
2022-06-12 17:33:32 +02:00
|
|
|
all_symbols_dict = {}
|
2022-10-15 00:21:50 +02:00
|
|
|
all_symbols_ranges = IntervalTree()
|
2021-04-13 09:47:52 +02:00
|
|
|
|
2022-06-12 17:33:32 +02:00
|
|
|
def get_seg_for_name(name: str) -> Optional["Segment"]:
|
|
|
|
for segment in all_segments:
|
|
|
|
if segment.name == name:
|
|
|
|
return segment
|
|
|
|
return None
|
|
|
|
|
2021-04-13 09:47:52 +02:00
|
|
|
# Manual list of func name / addrs
|
2022-09-28 22:52:12 +02:00
|
|
|
for path in options.opts.symbol_addrs_paths:
|
2022-05-05 16:08:16 +02:00
|
|
|
if path.exists():
|
|
|
|
with open(path) as f:
|
|
|
|
sym_addrs_lines = f.readlines()
|
2022-06-12 17:33:32 +02:00
|
|
|
for line_num, line in enumerate(
|
|
|
|
tqdm.tqdm(sym_addrs_lines, desc=f"Loading symbols ({path.stem})")
|
|
|
|
):
|
2022-05-05 16:08:16 +02:00
|
|
|
line = line.strip()
|
|
|
|
if not line == "" and not line.startswith("//"):
|
|
|
|
comment_loc = line.find("//")
|
|
|
|
line_main = line
|
|
|
|
line_ext = ""
|
|
|
|
|
|
|
|
if comment_loc != -1:
|
|
|
|
line_ext = line[comment_loc + 2 :].strip()
|
|
|
|
line_main = line[:comment_loc].strip()
|
|
|
|
|
|
|
|
try:
|
|
|
|
line_split = line_main.split("=")
|
|
|
|
name = line_split[0].strip()
|
|
|
|
addr = int(line_split[1].strip()[:-1], 0)
|
|
|
|
except:
|
|
|
|
log.parsing_error_preamble(path, line_num, line)
|
|
|
|
log.write("Line should be of the form")
|
|
|
|
log.write(
|
|
|
|
"<function_name> = <address> // attr0:val0 attr1:val1 [...]"
|
|
|
|
)
|
|
|
|
log.write("with <address> in hex preceded by 0x, or dec")
|
|
|
|
log.write("")
|
|
|
|
raise
|
|
|
|
|
|
|
|
sym = Symbol(addr, given_name=name)
|
|
|
|
|
2022-06-12 17:33:32 +02:00
|
|
|
ignore_sym = False
|
2022-05-05 16:08:16 +02:00
|
|
|
if line_ext:
|
|
|
|
for info in line_ext.split(" "):
|
|
|
|
if ":" in info:
|
2022-06-12 17:33:32 +02:00
|
|
|
if info.count(":") > 1:
|
2022-05-05 16:08:16 +02:00
|
|
|
log.parsing_error_preamble(path, line_num, line)
|
|
|
|
log.write(f"Too many ':'s in '{info}'")
|
|
|
|
log.error("")
|
|
|
|
|
|
|
|
attr_name, attr_val = info.split(":")
|
|
|
|
if attr_name == "":
|
|
|
|
log.parsing_error_preamble(path, line_num, line)
|
2022-06-12 17:33:32 +02:00
|
|
|
log.write(
|
|
|
|
f"Missing attribute name in '{info}', is there extra whitespace?"
|
|
|
|
)
|
2022-05-05 16:08:16 +02:00
|
|
|
log.error("")
|
|
|
|
if attr_val == "":
|
|
|
|
log.parsing_error_preamble(path, line_num, line)
|
2022-06-12 17:33:32 +02:00
|
|
|
log.write(
|
|
|
|
f"Missing attribute value in '{info}', is there extra whitespace?"
|
|
|
|
)
|
2022-05-05 16:08:16 +02:00
|
|
|
log.error("")
|
|
|
|
|
|
|
|
# Non-Boolean attributes
|
|
|
|
try:
|
|
|
|
if attr_name == "type":
|
|
|
|
type = attr_val
|
|
|
|
sym.type = type
|
|
|
|
continue
|
|
|
|
if attr_name == "size":
|
|
|
|
size = int(attr_val, 0)
|
2022-06-12 17:33:32 +02:00
|
|
|
sym.given_size = size
|
2022-05-05 16:08:16 +02:00
|
|
|
continue
|
|
|
|
if attr_name == "rom":
|
|
|
|
rom_addr = int(attr_val, 0)
|
|
|
|
sym.rom = rom_addr
|
|
|
|
continue
|
2022-06-12 17:33:32 +02:00
|
|
|
if attr_name == "segment":
|
|
|
|
seg = get_seg_for_name(attr_val)
|
|
|
|
if seg is None:
|
|
|
|
log.parsing_error_preamble(
|
|
|
|
path, line_num, line
|
|
|
|
)
|
|
|
|
log.write(
|
|
|
|
f"Cannot find segment '{attr_val}'"
|
|
|
|
)
|
|
|
|
log.error("")
|
|
|
|
else:
|
2022-10-15 18:04:53 +02:00
|
|
|
# Add segment to symbol
|
2022-06-12 17:33:32 +02:00
|
|
|
sym.segment = seg
|
|
|
|
continue
|
2022-05-05 16:08:16 +02:00
|
|
|
except:
|
|
|
|
log.parsing_error_preamble(path, line_num, line)
|
|
|
|
log.write(
|
|
|
|
f"value of attribute '{attr_name}' could not be read:"
|
|
|
|
)
|
|
|
|
log.write("")
|
|
|
|
raise
|
|
|
|
|
|
|
|
# Boolean attributes
|
|
|
|
tf_val = (
|
|
|
|
True
|
|
|
|
if is_truey(attr_val)
|
|
|
|
else False
|
|
|
|
if is_falsey(attr_val)
|
|
|
|
else None
|
|
|
|
)
|
|
|
|
if tf_val is None:
|
|
|
|
log.parsing_error_preamble(path, line_num, line)
|
|
|
|
log.write(
|
|
|
|
f"Invalid Boolean value '{attr_val}' for attribute '{attr_name}', should be one of"
|
|
|
|
)
|
|
|
|
log.write([*TRUEY_VALS, *FALSEY_VALS])
|
|
|
|
log.error("")
|
2022-06-12 17:33:32 +02:00
|
|
|
else:
|
|
|
|
if attr_name == "dead":
|
|
|
|
sym.dead = tf_val
|
|
|
|
continue
|
|
|
|
if attr_name == "defined":
|
|
|
|
sym.defined = tf_val
|
|
|
|
continue
|
|
|
|
if attr_name == "extract":
|
|
|
|
sym.extract = tf_val
|
|
|
|
continue
|
|
|
|
if attr_name == "ignore":
|
|
|
|
ignore_sym = tf_val
|
|
|
|
continue
|
|
|
|
if ignore_sym:
|
|
|
|
ignored_addresses.add(sym.vram_start)
|
|
|
|
ignore_sym = False
|
|
|
|
continue
|
2022-05-05 16:08:16 +02:00
|
|
|
|
2022-10-15 18:04:53 +02:00
|
|
|
if sym.segment:
|
|
|
|
sym.segment.add_symbol(sym)
|
|
|
|
|
2022-06-12 17:33:32 +02:00
|
|
|
sym.user_declared = True
|
|
|
|
add_symbol(sym)
|
2022-05-05 16:08:16 +02:00
|
|
|
|
2021-04-13 09:47:52 +02:00
|
|
|
|
2022-06-12 17:33:32 +02:00
|
|
|
def initialize_spim_context(all_segments: "List[Segment]") -> None:
|
|
|
|
global_vrom_start = None
|
|
|
|
global_vrom_end = None
|
|
|
|
global_vram_start = None
|
|
|
|
global_vram_end = None
|
2021-04-13 09:47:52 +02:00
|
|
|
|
2022-06-12 17:33:32 +02:00
|
|
|
spim_context.bannedSymbols |= ignored_addresses
|
2021-04-13 09:47:52 +02:00
|
|
|
|
2022-10-04 16:09:23 +02:00
|
|
|
from segtypes.common.code import CommonSegCode
|
|
|
|
|
2021-04-13 09:47:52 +02:00
|
|
|
for segment in all_segments:
|
2022-10-04 16:09:23 +02:00
|
|
|
if not isinstance(segment, CommonSegCode):
|
2022-06-12 17:33:32 +02:00
|
|
|
# We only care about the VRAMs of code segments
|
2022-10-04 16:09:23 +02:00
|
|
|
continue
|
|
|
|
|
|
|
|
if (
|
|
|
|
not isinstance(segment.vram_start, int)
|
|
|
|
or not isinstance(segment.vram_end, int)
|
|
|
|
or not isinstance(segment.rom_start, int)
|
|
|
|
or not isinstance(segment.rom_end, int)
|
|
|
|
):
|
|
|
|
continue
|
|
|
|
|
|
|
|
ram_id = segment.get_exclusive_ram_id()
|
|
|
|
if ram_id is None:
|
|
|
|
if global_vram_start is None:
|
|
|
|
global_vram_start = segment.vram_start
|
|
|
|
elif segment.vram_start < global_vram_start:
|
|
|
|
global_vram_start = segment.vram_start
|
|
|
|
|
|
|
|
if global_vram_end is None:
|
|
|
|
global_vram_end = segment.vram_end
|
|
|
|
elif global_vram_end < segment.vram_end:
|
|
|
|
global_vram_end = segment.vram_end
|
|
|
|
|
|
|
|
if global_vrom_start is None:
|
|
|
|
global_vrom_start = segment.rom_start
|
|
|
|
elif segment.rom_start < global_vrom_start:
|
|
|
|
global_vrom_start = segment.rom_start
|
|
|
|
|
|
|
|
if global_vrom_end is None:
|
|
|
|
global_vrom_end = segment.rom_end
|
|
|
|
elif global_vrom_end < segment.rom_end:
|
|
|
|
global_vrom_end = segment.rom_end
|
|
|
|
|
|
|
|
else:
|
|
|
|
spim_segment = spim_context.addOverlaySegment(
|
|
|
|
ram_id,
|
|
|
|
segment.rom_start,
|
|
|
|
segment.rom_end,
|
|
|
|
segment.vram_start,
|
|
|
|
segment.vram_end,
|
|
|
|
)
|
|
|
|
# Add the segment-specific symbols first
|
|
|
|
for symbols_list in segment.seg_symbols.values():
|
|
|
|
for sym in symbols_list:
|
|
|
|
add_symbol_to_spim_segment(spim_segment, sym)
|
2022-06-12 17:33:32 +02:00
|
|
|
|
|
|
|
if (
|
|
|
|
global_vram_start is not None
|
|
|
|
and global_vram_end is not None
|
|
|
|
and global_vrom_start is not None
|
|
|
|
and global_vrom_end is not None
|
|
|
|
):
|
|
|
|
spim_context.globalSegment.changeRanges(
|
|
|
|
global_vrom_start, global_vrom_end, global_vram_start, global_vram_end
|
|
|
|
)
|
|
|
|
|
2022-10-04 16:09:23 +02:00
|
|
|
# pass the global symbols to spimdisasm
|
|
|
|
for segment in all_segments:
|
|
|
|
if not isinstance(segment, CommonSegCode):
|
|
|
|
# We only care about the VRAMs of code segments
|
|
|
|
continue
|
|
|
|
|
|
|
|
ram_id = segment.get_exclusive_ram_id()
|
|
|
|
if ram_id is not None:
|
|
|
|
continue
|
|
|
|
|
|
|
|
for symbols_list in segment.seg_symbols.values():
|
|
|
|
for sym in symbols_list:
|
|
|
|
add_symbol_to_spim_segment(spim_context.globalSegment, sym)
|
|
|
|
|
|
|
|
|
|
|
|
def add_symbol_to_spim_segment(
|
|
|
|
segment: spimdisasm.common.SymbolsSegment, sym: "Symbol"
|
|
|
|
) -> spimdisasm.common.ContextSymbol:
|
|
|
|
if sym.type == "func":
|
|
|
|
context_sym = segment.addFunction(
|
|
|
|
sym.vram_start, isAutogenerated=not sym.user_declared, vromAddress=sym.rom
|
|
|
|
)
|
|
|
|
elif sym.type == "jtbl":
|
|
|
|
context_sym = segment.addJumpTable(
|
|
|
|
sym.vram_start, isAutogenerated=not sym.user_declared, vromAddress=sym.rom
|
|
|
|
)
|
|
|
|
elif sym.type == "jtbl_label":
|
|
|
|
context_sym = segment.addJumpTableLabel(
|
|
|
|
sym.vram_start, isAutogenerated=not sym.user_declared, vromAddress=sym.rom
|
|
|
|
)
|
|
|
|
elif sym.type == "label":
|
|
|
|
context_sym = segment.addBranchLabel(
|
|
|
|
sym.vram_start, isAutogenerated=not sym.user_declared, vromAddress=sym.rom
|
|
|
|
)
|
|
|
|
else:
|
|
|
|
context_sym = segment.addSymbol(
|
|
|
|
sym.vram_start, isAutogenerated=not sym.user_declared, vromAddress=sym.rom
|
|
|
|
)
|
|
|
|
if sym.type is not None:
|
|
|
|
context_sym.type = sym.type
|
|
|
|
|
|
|
|
if sym.user_declared:
|
|
|
|
context_sym.isUserDeclared = True
|
|
|
|
if sym.defined:
|
|
|
|
context_sym.isDefined = True
|
|
|
|
if sym.rom is not None:
|
|
|
|
context_sym.vromAddress = sym.rom
|
|
|
|
if sym.given_size is not None:
|
|
|
|
context_sym.size = sym.size
|
|
|
|
context_sym.setNameGetCallbackIfUnset(lambda _: sym.name)
|
|
|
|
|
|
|
|
return context_sym
|
|
|
|
|
2022-06-12 17:33:32 +02:00
|
|
|
|
|
|
|
def add_symbol_to_spim_section(
|
2022-10-04 16:09:23 +02:00
|
|
|
section: spimdisasm.mips.sections.SectionBase, sym: "Symbol"
|
2022-06-12 17:33:32 +02:00
|
|
|
) -> spimdisasm.common.ContextSymbol:
|
|
|
|
if sym.type == "func":
|
|
|
|
context_sym = section.addFunction(
|
|
|
|
sym.vram_start, isAutogenerated=not sym.user_declared, symbolVrom=sym.rom
|
|
|
|
)
|
|
|
|
elif sym.type == "jtbl":
|
|
|
|
context_sym = section.addJumpTable(
|
|
|
|
sym.vram_start, isAutogenerated=not sym.user_declared, symbolVrom=sym.rom
|
|
|
|
)
|
|
|
|
elif sym.type == "jtbl_label":
|
|
|
|
context_sym = section.addJumpTableLabel(
|
|
|
|
sym.vram_start, isAutogenerated=not sym.user_declared, symbolVrom=sym.rom
|
|
|
|
)
|
|
|
|
elif sym.type == "label":
|
|
|
|
context_sym = section.addBranchLabel(
|
|
|
|
sym.vram_start, isAutogenerated=not sym.user_declared, symbolVrom=sym.rom
|
|
|
|
)
|
|
|
|
else:
|
|
|
|
context_sym = section.addSymbol(
|
|
|
|
sym.vram_start, isAutogenerated=not sym.user_declared, symbolVrom=sym.rom
|
|
|
|
)
|
2022-10-04 16:09:23 +02:00
|
|
|
if sym.type is not None:
|
2022-06-12 17:33:32 +02:00
|
|
|
context_sym.type = sym.type
|
|
|
|
|
|
|
|
if sym.user_declared:
|
|
|
|
context_sym.isUserDeclared = True
|
|
|
|
if sym.defined:
|
|
|
|
context_sym.isDefined = True
|
|
|
|
if sym.rom is not None:
|
|
|
|
context_sym.vromAddress = sym.rom
|
|
|
|
if sym.given_size is not None:
|
|
|
|
context_sym.size = sym.size
|
|
|
|
context_sym.setNameGetCallbackIfUnset(lambda _: sym.name)
|
|
|
|
|
|
|
|
return context_sym
|
|
|
|
|
|
|
|
|
|
|
|
def create_symbol_from_spim_symbol(
|
|
|
|
segment: "Segment", context_sym: spimdisasm.common.ContextSymbol
|
|
|
|
) -> "Symbol":
|
|
|
|
in_segment = False
|
|
|
|
|
|
|
|
sym_type = None
|
|
|
|
if context_sym.type == spimdisasm.common.SymbolSpecialType.jumptable:
|
|
|
|
in_segment = True
|
|
|
|
sym_type = "jtbl"
|
|
|
|
elif context_sym.type == spimdisasm.common.SymbolSpecialType.function:
|
|
|
|
sym_type = "func"
|
|
|
|
elif context_sym.type == spimdisasm.common.SymbolSpecialType.branchlabel:
|
|
|
|
in_segment = True
|
|
|
|
sym_type = "label"
|
|
|
|
elif context_sym.type == spimdisasm.common.SymbolSpecialType.jumptablelabel:
|
|
|
|
in_segment = True
|
|
|
|
sym_type = "jtbl_label"
|
|
|
|
|
|
|
|
if not in_segment:
|
|
|
|
if (
|
|
|
|
context_sym.overlayCategory is None
|
|
|
|
and segment.get_exclusive_ram_id() is None
|
|
|
|
):
|
|
|
|
in_segment = segment.contains_vram(context_sym.vram)
|
|
|
|
elif context_sym.overlayCategory == segment.get_exclusive_ram_id():
|
|
|
|
if context_sym.vromAddress is not None:
|
|
|
|
in_segment = segment.contains_rom(context_sym.vromAddress)
|
|
|
|
else:
|
|
|
|
in_segment = segment.contains_vram(context_sym.vram)
|
|
|
|
|
|
|
|
sym = segment.create_symbol(
|
|
|
|
context_sym.vram, in_segment, type=sym_type, reference=True
|
|
|
|
)
|
|
|
|
|
2022-10-15 00:21:50 +02:00
|
|
|
if sym.given_name is None and context_sym.name is not None:
|
|
|
|
sym.given_name = context_sym.name
|
|
|
|
|
2022-06-12 17:33:32 +02:00
|
|
|
# To keep the symbol name in sync between splat and spimdisasm
|
|
|
|
context_sym.setNameGetCallback(lambda _: sym.name)
|
|
|
|
|
|
|
|
if context_sym.size is not None:
|
|
|
|
sym.given_size = context_sym.getSize()
|
|
|
|
if context_sym.vromAddress is not None:
|
|
|
|
sym.rom = context_sym.getVrom()
|
|
|
|
if context_sym.isDefined:
|
|
|
|
sym.defined = True
|
|
|
|
if context_sym.referenceCounter > 0:
|
|
|
|
sym.referenced = True
|
2021-04-13 09:47:52 +02:00
|
|
|
|
2022-06-12 17:33:32 +02:00
|
|
|
return sym
|
2021-04-13 09:47:52 +02:00
|
|
|
|
|
|
|
|
2022-10-04 16:09:23 +02:00
|
|
|
def mark_c_funcs_as_defined():
|
|
|
|
for symbol in all_symbols:
|
|
|
|
if len(to_mark_as_defined) == 0:
|
|
|
|
return
|
|
|
|
sym_name = symbol.name
|
|
|
|
if sym_name in to_mark_as_defined:
|
|
|
|
symbol.defined = True
|
|
|
|
to_mark_as_defined.remove(sym_name)
|
|
|
|
|
|
|
|
|
|
|
|
@dataclass
|
2021-04-13 09:47:52 +02:00
|
|
|
class Symbol:
|
2022-10-04 16:09:23 +02:00
|
|
|
vram_start: int
|
|
|
|
|
|
|
|
given_name: Optional[str] = None
|
|
|
|
rom: Optional[int] = None
|
|
|
|
type: Optional[str] = None
|
|
|
|
given_size: Optional[int] = None
|
|
|
|
segment: Optional["Segment"] = None
|
|
|
|
|
|
|
|
defined: bool = False
|
|
|
|
referenced: bool = False
|
|
|
|
dead: bool = False
|
|
|
|
extract: bool = True
|
|
|
|
user_declared: bool = False
|
|
|
|
|
|
|
|
_generated_default_name: Optional[str] = None
|
|
|
|
_last_type: Optional[str] = None
|
2022-06-12 17:33:32 +02:00
|
|
|
|
|
|
|
def __str__(self):
|
|
|
|
return self.name
|
|
|
|
|
2022-10-15 00:21:50 +02:00
|
|
|
def __eq__(self, other: object) -> bool:
|
|
|
|
if not isinstance(other, Symbol):
|
|
|
|
return False
|
|
|
|
return self.vram_start == other.vram_start and self.segment == other.segment
|
|
|
|
|
|
|
|
# https://stackoverflow.com/a/56915493/6292472
|
|
|
|
def __hash__(self):
|
|
|
|
return hash((self.vram_start, self.segment))
|
|
|
|
|
2022-06-12 17:33:32 +02:00
|
|
|
def format_name(self, format: str) -> str:
|
|
|
|
ret = format
|
|
|
|
|
|
|
|
ret = ret.replace("$VRAM", f"{self.vram_start:08X}")
|
|
|
|
|
|
|
|
if "$ROM" in ret:
|
|
|
|
if not isinstance(self.rom, int):
|
|
|
|
log.error(
|
|
|
|
f"Attempting to rom-name a symbol with no ROM address: {self.vram_start:X} typed {self.type}"
|
|
|
|
)
|
|
|
|
ret = ret.replace("$ROM", f"{self.rom:X}")
|
|
|
|
|
|
|
|
if "$SEG" in ret:
|
|
|
|
if self.segment is None:
|
|
|
|
# This probably is fine - we can't expect every symbol to have a segment. Fall back to just the ram address
|
|
|
|
return f"{self.vram_start:X}"
|
|
|
|
assert self.segment is not None
|
|
|
|
ret = ret.replace("$SEG", self.segment.name)
|
|
|
|
|
|
|
|
return ret
|
|
|
|
|
2021-04-13 09:47:52 +02:00
|
|
|
@property
|
2022-05-05 16:08:16 +02:00
|
|
|
def default_name(self) -> str:
|
2022-10-04 16:09:23 +02:00
|
|
|
if self._generated_default_name is not None:
|
|
|
|
if self.type == self._last_type:
|
|
|
|
return self._generated_default_name
|
|
|
|
|
2022-06-12 17:33:32 +02:00
|
|
|
if self.segment:
|
|
|
|
if isinstance(self.rom, int):
|
|
|
|
suffix = self.format_name(self.segment.symbol_name_format)
|
|
|
|
else:
|
|
|
|
suffix = self.format_name(self.segment.symbol_name_format_no_rom)
|
|
|
|
else:
|
|
|
|
if isinstance(self.rom, int):
|
2022-09-28 22:52:12 +02:00
|
|
|
suffix = self.format_name(options.opts.symbol_name_format)
|
2022-06-12 17:33:32 +02:00
|
|
|
else:
|
2022-09-28 22:52:12 +02:00
|
|
|
suffix = self.format_name(options.opts.symbol_name_format_no_rom)
|
2021-04-13 09:47:52 +02:00
|
|
|
|
|
|
|
if self.type == "func":
|
|
|
|
prefix = "func"
|
2022-05-05 16:08:16 +02:00
|
|
|
elif self.type == "jtbl":
|
2021-04-13 09:47:52 +02:00
|
|
|
prefix = "jtbl"
|
2022-06-12 17:33:32 +02:00
|
|
|
elif self.type == "jtbl_label":
|
|
|
|
return f"L{suffix}"
|
|
|
|
elif self.type == "label":
|
|
|
|
return f".L{suffix}"
|
2021-04-13 09:47:52 +02:00
|
|
|
else:
|
|
|
|
prefix = "D"
|
|
|
|
|
2022-10-04 16:09:23 +02:00
|
|
|
self._last_type = self.type
|
|
|
|
self._generated_default_name = f"{prefix}_{suffix}"
|
|
|
|
return self._generated_default_name
|
2021-04-13 09:47:52 +02:00
|
|
|
|
|
|
|
@property
|
|
|
|
def rom_end(self):
|
|
|
|
return None if not self.rom else self.rom + self.size
|
|
|
|
|
|
|
|
@property
|
|
|
|
def vram_end(self):
|
|
|
|
return self.vram_start + self.size
|
|
|
|
|
|
|
|
@property
|
2022-05-05 16:08:16 +02:00
|
|
|
def name(self) -> str:
|
2021-04-13 09:47:52 +02:00
|
|
|
return self.given_name if self.given_name else self.default_name
|
|
|
|
|
2022-06-12 17:33:32 +02:00
|
|
|
@property
|
|
|
|
def size(self) -> int:
|
|
|
|
if self.given_size is not None:
|
|
|
|
return self.given_size
|
|
|
|
return 4
|
|
|
|
|
2021-04-13 09:47:52 +02:00
|
|
|
def contains_vram(self, offset):
|
|
|
|
return offset >= self.vram_start and offset < self.vram_end
|
|
|
|
|
|
|
|
def contains_rom(self, offset):
|
|
|
|
return offset >= self.rom and offset < self.rom_end
|