2012-02-18 13:03:15 +01:00
|
|
|
//===-- PPCRegisterInfo.h - PowerPC Register Information Impl ---*- C++ -*-===//
|
2005-04-22 01:30:14 +02:00
|
|
|
//
|
2004-08-17 06:55:41 +02:00
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
2007-12-29 21:36:04 +01:00
|
|
|
// This file is distributed under the University of Illinois Open Source
|
|
|
|
// License. See LICENSE.TXT for details.
|
2005-04-22 01:30:14 +02:00
|
|
|
//
|
2004-08-17 06:55:41 +02:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//
|
2008-02-10 19:45:23 +01:00
|
|
|
// This file contains the PowerPC implementation of the TargetRegisterInfo
|
|
|
|
// class.
|
2004-08-17 06:55:41 +02:00
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
#ifndef POWERPC32_REGISTERINFO_H
|
|
|
|
#define POWERPC32_REGISTERINFO_H
|
|
|
|
|
2005-10-15 01:51:18 +02:00
|
|
|
#include "PPC.h"
|
2014-01-07 12:48:04 +01:00
|
|
|
#include "llvm/ADT/DenseMap.h"
|
2004-08-17 06:55:41 +02:00
|
|
|
|
2011-06-27 20:32:37 +02:00
|
|
|
#define GET_REGINFO_HEADER
|
|
|
|
#include "PPCGenRegisterInfo.inc"
|
|
|
|
|
2004-08-17 06:55:41 +02:00
|
|
|
namespace llvm {
|
2006-07-11 02:48:23 +02:00
|
|
|
class PPCSubtarget;
|
2006-11-28 00:37:22 +01:00
|
|
|
class TargetInstrInfo;
|
2004-08-17 06:55:41 +02:00
|
|
|
class Type;
|
|
|
|
|
2005-10-16 07:39:50 +02:00
|
|
|
class PPCRegisterInfo : public PPCGenRegisterInfo {
|
2013-03-31 16:43:31 +02:00
|
|
|
DenseMap<unsigned, unsigned> ImmToIdxMap;
|
2006-07-11 02:48:23 +02:00
|
|
|
const PPCSubtarget &Subtarget;
|
2004-08-17 06:55:41 +02:00
|
|
|
public:
|
2013-06-07 09:55:53 +02:00
|
|
|
PPCRegisterInfo(const PPCSubtarget &SubTarget);
|
2006-04-17 23:07:20 +02:00
|
|
|
|
2009-02-06 18:43:24 +01:00
|
|
|
/// getPointerRegClass - Return the register class to use to hold pointers.
|
|
|
|
/// This is used for addressing modes.
|
2012-05-08 00:10:26 +02:00
|
|
|
virtual const TargetRegisterClass *
|
|
|
|
getPointerRegClass(const MachineFunction &MF, unsigned Kind=0) const;
|
2009-02-06 18:43:24 +01:00
|
|
|
|
2011-11-22 17:21:04 +01:00
|
|
|
unsigned getRegPressureLimit(const TargetRegisterClass *RC,
|
|
|
|
MachineFunction &MF) const;
|
|
|
|
|
2004-08-17 06:55:41 +02:00
|
|
|
/// Code Generation virtual methods...
|
2012-03-04 04:33:22 +01:00
|
|
|
const uint16_t *getCalleeSavedRegs(const MachineFunction* MF = 0) const;
|
2012-09-16 20:10:23 +02:00
|
|
|
const uint32_t *getCallPreservedMask(CallingConv::ID CC) const;
|
2013-03-21 22:37:52 +01:00
|
|
|
const uint32_t *getNoPreservedMask() const;
|
2006-05-18 02:12:58 +02:00
|
|
|
|
2007-02-19 22:49:54 +01:00
|
|
|
BitVector getReservedRegs(const MachineFunction &MF) const;
|
|
|
|
|
2013-03-14 21:21:47 +01:00
|
|
|
/// We require the register scavenger.
|
2013-03-12 15:12:16 +01:00
|
|
|
bool requiresRegisterScavenging(const MachineFunction &MF) const {
|
|
|
|
return true;
|
|
|
|
}
|
2008-03-03 23:19:16 +01:00
|
|
|
|
2013-03-14 21:21:47 +01:00
|
|
|
bool requiresFrameIndexScavenging(const MachineFunction &MF) const {
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
|
|
|
bool trackLivenessAfterRegAlloc(const MachineFunction &MF) const {
|
|
|
|
return true;
|
|
|
|
}
|
2012-04-23 23:39:35 +02:00
|
|
|
|
2013-04-09 19:27:09 +02:00
|
|
|
virtual bool requiresVirtualBaseRegisters(const MachineFunction &MF) const {
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
2013-03-23 20:36:47 +01:00
|
|
|
void lowerDynamicAlloc(MachineBasicBlock::iterator II) const;
|
|
|
|
void lowerCRSpilling(MachineBasicBlock::iterator II,
|
|
|
|
unsigned FrameIndex) const;
|
|
|
|
void lowerCRRestore(MachineBasicBlock::iterator II,
|
|
|
|
unsigned FrameIndex) const;
|
|
|
|
void lowerVRSAVESpilling(MachineBasicBlock::iterator II,
|
|
|
|
unsigned FrameIndex) const;
|
|
|
|
void lowerVRSAVERestore(MachineBasicBlock::iterator II,
|
|
|
|
unsigned FrameIndex) const;
|
2013-03-21 20:03:21 +01:00
|
|
|
|
2012-09-12 16:47:47 +02:00
|
|
|
bool hasReservedSpillSlot(const MachineFunction &MF, unsigned Reg,
|
|
|
|
int &FrameIdx) const;
|
2010-08-27 01:32:16 +02:00
|
|
|
void eliminateFrameIndex(MachineBasicBlock::iterator II,
|
2013-01-31 21:02:54 +01:00
|
|
|
int SPAdj, unsigned FIOperandNum,
|
|
|
|
RegScavenger *RS = NULL) const;
|
2004-08-17 06:55:41 +02:00
|
|
|
|
2013-04-09 19:27:09 +02:00
|
|
|
// Support for virtual base registers.
|
|
|
|
bool needsFrameBaseReg(MachineInstr *MI, int64_t Offset) const;
|
|
|
|
void materializeFrameBaseRegister(MachineBasicBlock *MBB,
|
|
|
|
unsigned BaseReg, int FrameIdx,
|
|
|
|
int64_t Offset) const;
|
|
|
|
void resolveFrameIndex(MachineBasicBlock::iterator I,
|
|
|
|
unsigned BaseReg, int64_t Offset) const;
|
|
|
|
bool isFrameOffsetLegal(const MachineInstr *MI, int64_t Offset) const;
|
|
|
|
|
2006-03-28 15:48:33 +02:00
|
|
|
// Debug information queries.
|
2009-11-12 22:00:03 +01:00
|
|
|
unsigned getFrameRegister(const MachineFunction &MF) const;
|
2007-02-21 23:54:50 +01:00
|
|
|
|
2013-07-17 02:45:52 +02:00
|
|
|
// Base pointer (stack realignment) support.
|
|
|
|
unsigned getBaseRegister(const MachineFunction &MF) const;
|
|
|
|
bool hasBasePointer(const MachineFunction &MF) const;
|
|
|
|
bool canRealignStack(const MachineFunction &MF) const;
|
|
|
|
bool needsStackRealignment(const MachineFunction &MF) const;
|
2004-08-17 06:55:41 +02:00
|
|
|
};
|
|
|
|
|
|
|
|
} // end namespace llvm
|
|
|
|
|
|
|
|
#endif
|