2005-10-16 07:39:50 +02:00
|
|
|
//===-- PPCISelLowering.h - PPC32 DAG Lowering Interface --------*- C++ -*-===//
|
2005-08-16 19:14:42 +02:00
|
|
|
//
|
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
|
|
|
// This file was developed by Chris Lattner and is distributed under
|
|
|
|
// the University of Illinois Open Source License. See LICENSE.TXT for details.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//
|
|
|
|
// This file defines the interfaces that PPC uses to lower LLVM code into a
|
|
|
|
// selection DAG.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
#ifndef LLVM_TARGET_POWERPC_PPC32ISELLOWERING_H
|
|
|
|
#define LLVM_TARGET_POWERPC_PPC32ISELLOWERING_H
|
|
|
|
|
|
|
|
#include "llvm/Target/TargetLowering.h"
|
2005-08-26 22:25:03 +02:00
|
|
|
#include "llvm/CodeGen/SelectionDAG.h"
|
2005-10-15 01:51:18 +02:00
|
|
|
#include "PPC.h"
|
2005-08-16 19:14:42 +02:00
|
|
|
|
|
|
|
namespace llvm {
|
2005-08-26 22:25:03 +02:00
|
|
|
namespace PPCISD {
|
|
|
|
enum NodeType {
|
|
|
|
// Start the numbering where the builting ops and target ops leave off.
|
|
|
|
FIRST_NUMBER = ISD::BUILTIN_OP_END+PPC::INSTRUCTION_LIST_END,
|
|
|
|
|
|
|
|
/// FSEL - Traditional three-operand fsel node.
|
|
|
|
///
|
|
|
|
FSEL,
|
2005-08-31 23:09:52 +02:00
|
|
|
|
2005-09-07 00:03:27 +02:00
|
|
|
/// FCFID - The FCFID instruction, taking an f64 operand and producing
|
|
|
|
/// and f64 value containing the FP representation of the integer that
|
|
|
|
/// was temporarily in the f64 operand.
|
|
|
|
FCFID,
|
|
|
|
|
|
|
|
/// FCTI[D,W]Z - The FCTIDZ and FCTIWZ instructions, taking an f32 or f64
|
|
|
|
/// operand, producing an f64 value containing the integer representation
|
|
|
|
/// of that FP value.
|
|
|
|
FCTIDZ, FCTIWZ,
|
2005-11-17 08:30:41 +01:00
|
|
|
|
2005-12-13 23:55:22 +01:00
|
|
|
// VMADDFP, VNMSUBFP - The VMADDFP and VNMSUBFP instructions, taking
|
|
|
|
// three v4f32 operands and producing a v4f32 result.
|
|
|
|
VMADDFP, VNMSUBFP,
|
|
|
|
|
2005-11-17 08:30:41 +01:00
|
|
|
/// Hi/Lo - These represent the high and low 16-bit parts of a global
|
|
|
|
/// address respectively. These nodes have two operands, the first of
|
|
|
|
/// which must be a TargetGlobalAddress, and the second of which must be a
|
|
|
|
/// Constant. Selected naively, these turn into 'lis G+C' and 'li G+C',
|
|
|
|
/// though these are usually folded into other nodes.
|
|
|
|
Hi, Lo,
|
|
|
|
|
|
|
|
/// GlobalBaseReg - On Darwin, this node represents the result of the mflr
|
|
|
|
/// at function entry, used for PIC code.
|
|
|
|
GlobalBaseReg,
|
2005-12-06 03:10:38 +01:00
|
|
|
|
|
|
|
/// These nodes represent the 32-bit PPC shifts that operate on 6-bit
|
|
|
|
/// shift amounts. These nodes are generated by the multi-precision shift
|
|
|
|
/// code.
|
|
|
|
SRL, SRA, SHL,
|
2005-12-20 01:26:01 +01:00
|
|
|
|
2006-01-28 00:34:02 +01:00
|
|
|
/// CALL - A function call.
|
|
|
|
CALL,
|
|
|
|
|
2005-12-20 01:26:01 +01:00
|
|
|
/// Return with a flag operand, matched by 'blr'
|
|
|
|
RET_FLAG,
|
2006-01-28 00:34:02 +01:00
|
|
|
};
|
2005-08-26 22:25:03 +02:00
|
|
|
}
|
|
|
|
|
2005-10-16 07:39:50 +02:00
|
|
|
class PPCTargetLowering : public TargetLowering {
|
2005-08-16 19:14:42 +02:00
|
|
|
int VarArgsFrameIndex; // FrameIndex for start of varargs area.
|
|
|
|
int ReturnAddrIndex; // FrameIndex for return slot.
|
|
|
|
public:
|
2005-10-16 07:39:50 +02:00
|
|
|
PPCTargetLowering(TargetMachine &TM);
|
2005-08-16 19:14:42 +02:00
|
|
|
|
2006-01-10 00:52:17 +01:00
|
|
|
/// getTargetNodeName() - This method returns the name of a target specific
|
|
|
|
/// DAG node.
|
|
|
|
virtual const char *getTargetNodeName(unsigned Opcode) const;
|
|
|
|
|
2005-08-26 02:52:45 +02:00
|
|
|
/// LowerOperation - Provide custom lowering hooks for some operations.
|
|
|
|
///
|
|
|
|
virtual SDOperand LowerOperation(SDOperand Op, SelectionDAG &DAG);
|
|
|
|
|
2005-08-16 19:14:42 +02:00
|
|
|
/// LowerArguments - This hook must be implemented to indicate how we should
|
|
|
|
/// lower the arguments for the specified function, into the specified DAG.
|
|
|
|
virtual std::vector<SDOperand>
|
|
|
|
LowerArguments(Function &F, SelectionDAG &DAG);
|
|
|
|
|
|
|
|
/// LowerCallTo - This hook lowers an abstract call to a function into an
|
|
|
|
/// actual call.
|
|
|
|
virtual std::pair<SDOperand, SDOperand>
|
|
|
|
LowerCallTo(SDOperand Chain, const Type *RetTy, bool isVarArg,
|
|
|
|
unsigned CC,
|
|
|
|
bool isTailCall, SDOperand Callee, ArgListTy &Args,
|
|
|
|
SelectionDAG &DAG);
|
2005-10-19 01:23:37 +02:00
|
|
|
|
2005-08-26 23:23:58 +02:00
|
|
|
virtual MachineBasicBlock *InsertAtEndOfBasicBlock(MachineInstr *MI,
|
|
|
|
MachineBasicBlock *MBB);
|
2006-01-31 20:20:21 +01:00
|
|
|
|
2006-02-07 21:16:30 +01:00
|
|
|
ConstraintType getConstraintType(char ConstraintLetter) const;
|
2006-01-31 20:20:21 +01:00
|
|
|
std::vector<unsigned>
|
2006-02-22 01:56:39 +01:00
|
|
|
getRegClassForInlineAsmConstraint(const std::string &Constraint,
|
|
|
|
MVT::ValueType VT) const;
|
2006-02-07 01:47:13 +01:00
|
|
|
bool isOperandValidForConstraint(SDOperand Op, char ConstraintLetter);
|
2005-08-16 19:14:42 +02:00
|
|
|
};
|
|
|
|
}
|
|
|
|
|
|
|
|
#endif // LLVM_TARGET_POWERPC_PPC32ISELLOWERING_H
|