2007-06-06 09:42:06 +02:00
|
|
|
//===-- MipsTargetMachine.cpp - Define TargetMachine for Mips -------------===//
|
|
|
|
//
|
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
2007-12-29 21:36:04 +01:00
|
|
|
// This file is distributed under the University of Illinois Open Source
|
|
|
|
// License. See LICENSE.TXT for details.
|
2007-06-06 09:42:06 +02:00
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//
|
|
|
|
// Implements the info about Mips target spec.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
#include "Mips.h"
|
|
|
|
#include "MipsTargetAsmInfo.h"
|
|
|
|
#include "MipsTargetMachine.h"
|
|
|
|
#include "llvm/Module.h"
|
|
|
|
#include "llvm/PassManager.h"
|
|
|
|
#include "llvm/Target/TargetMachineRegistry.h"
|
|
|
|
using namespace llvm;
|
|
|
|
|
2008-05-13 02:00:25 +02:00
|
|
|
// Register the target.
|
2008-06-04 03:45:25 +02:00
|
|
|
static RegisterTarget<MipsTargetMachine> X("mips", " Mips");
|
|
|
|
static RegisterTarget<MipselTargetMachine> Y("mipsel", " Mipsel");
|
2007-06-06 09:42:06 +02:00
|
|
|
|
|
|
|
const TargetAsmInfo *MipsTargetMachine::
|
|
|
|
createTargetAsmInfo() const
|
|
|
|
{
|
|
|
|
return new MipsTargetAsmInfo(*this);
|
|
|
|
}
|
|
|
|
|
|
|
|
// DataLayout --> Big-endian, 32-bit pointer/ABI/alignment
|
2007-08-28 07:13:42 +02:00
|
|
|
// The stack is always 8 byte aligned
|
|
|
|
// On function prologue, the stack is created by decrementing
|
|
|
|
// its pointer. Once decremented, all references are done with positive
|
|
|
|
// offset from the stack/frame pointer, so StackGrowsUp is used.
|
Several changes to Mips backend, experimental fp support being the most
important.
- Cleanup in the Subtarget info with addition of new features, not all support
yet, but they allow the future inclusion of features easier. Among new features,
we have : Arch family info (mips1, mips2, ...), ABI info (o32, eabi), 64-bit
integer
and float registers, allegrex vector FPU (VFPU), single float only support.
- TargetMachine now detects allegrex core.
- Added allegrex (Mips32r2) sext_inreg instructions.
- *Added Float Point Instructions*, handling single float only, and
aliased accesses for 32-bit FPUs.
- Some cleanup in FP instruction formats and FP register classes.
- Calling conventions improved to support mips 32-bit EABI.
- Added Asm Printer support for fp cond codes.
- Added support for sret copy to a return register.
- EABI support added into LowerCALL and FORMAL_ARGS.
- MipsFunctionInfo now keeps a virtual register per function to track the
sret on function entry until function ret.
- MipsInstrInfo FP support into methods (isMoveInstr, isLoadFromStackSlot, ...),
FP cond codes mapping and initial FP Branch Analysis.
- Two new Mips SDNode to handle fp branch and compare instructions : FPBrcond,
FPCmp
- MipsTargetLowering : handling different FP classes, Allegrex support, sret
return copy, no homing location within EABI, non 32-bit stack objects
arguments, and asm constraint for float.
llvm-svn: 53146
2008-07-05 21:05:21 +02:00
|
|
|
// Using CodeModel::Large enables different CALL behavior.
|
2007-06-06 09:42:06 +02:00
|
|
|
MipsTargetMachine::
|
2008-06-04 03:45:25 +02:00
|
|
|
MipsTargetMachine(const Module &M, const std::string &FS, bool isLittle=false):
|
|
|
|
Subtarget(*this, M, FS, isLittle),
|
|
|
|
DataLayout(isLittle ? std::string("e-p:32:32:32") :
|
|
|
|
std::string("E-p:32:32:32")),
|
|
|
|
InstrInfo(*this),
|
|
|
|
FrameInfo(TargetFrameInfo::StackGrowsUp, 8, 0),
|
2007-10-09 05:01:19 +02:00
|
|
|
TLInfo(*this)
|
|
|
|
{
|
|
|
|
if (getRelocationModel() != Reloc::Static)
|
|
|
|
setRelocationModel(Reloc::PIC_);
|
2007-11-05 04:02:32 +01:00
|
|
|
if (getCodeModel() == CodeModel::Default)
|
|
|
|
setCodeModel(CodeModel::Small);
|
2007-10-09 05:01:19 +02:00
|
|
|
}
|
2007-06-06 09:42:06 +02:00
|
|
|
|
2008-06-04 03:45:25 +02:00
|
|
|
MipselTargetMachine::
|
|
|
|
MipselTargetMachine(const Module &M, const std::string &FS) :
|
|
|
|
MipsTargetMachine(M, FS, true) {}
|
|
|
|
|
2007-06-06 09:42:06 +02:00
|
|
|
// return 0 and must specify -march to gen MIPS code.
|
|
|
|
unsigned MipsTargetMachine::
|
2007-07-12 01:17:41 +02:00
|
|
|
getModuleMatchQuality(const Module &M)
|
|
|
|
{
|
Several changes to Mips backend, experimental fp support being the most
important.
- Cleanup in the Subtarget info with addition of new features, not all support
yet, but they allow the future inclusion of features easier. Among new features,
we have : Arch family info (mips1, mips2, ...), ABI info (o32, eabi), 64-bit
integer
and float registers, allegrex vector FPU (VFPU), single float only support.
- TargetMachine now detects allegrex core.
- Added allegrex (Mips32r2) sext_inreg instructions.
- *Added Float Point Instructions*, handling single float only, and
aliased accesses for 32-bit FPUs.
- Some cleanup in FP instruction formats and FP register classes.
- Calling conventions improved to support mips 32-bit EABI.
- Added Asm Printer support for fp cond codes.
- Added support for sret copy to a return register.
- EABI support added into LowerCALL and FORMAL_ARGS.
- MipsFunctionInfo now keeps a virtual register per function to track the
sret on function entry until function ret.
- MipsInstrInfo FP support into methods (isMoveInstr, isLoadFromStackSlot, ...),
FP cond codes mapping and initial FP Branch Analysis.
- Two new Mips SDNode to handle fp branch and compare instructions : FPBrcond,
FPCmp
- MipsTargetLowering : handling different FP classes, Allegrex support, sret
return copy, no homing location within EABI, non 32-bit stack objects
arguments, and asm constraint for float.
llvm-svn: 53146
2008-07-05 21:05:21 +02:00
|
|
|
// We strongly match "mips*-*".
|
2007-06-06 09:42:06 +02:00
|
|
|
std::string TT = M.getTargetTriple();
|
|
|
|
if (TT.size() >= 5 && std::string(TT.begin(), TT.begin()+5) == "mips-")
|
|
|
|
return 20;
|
2007-07-12 01:17:41 +02:00
|
|
|
|
Several changes to Mips backend, experimental fp support being the most
important.
- Cleanup in the Subtarget info with addition of new features, not all support
yet, but they allow the future inclusion of features easier. Among new features,
we have : Arch family info (mips1, mips2, ...), ABI info (o32, eabi), 64-bit
integer
and float registers, allegrex vector FPU (VFPU), single float only support.
- TargetMachine now detects allegrex core.
- Added allegrex (Mips32r2) sext_inreg instructions.
- *Added Float Point Instructions*, handling single float only, and
aliased accesses for 32-bit FPUs.
- Some cleanup in FP instruction formats and FP register classes.
- Calling conventions improved to support mips 32-bit EABI.
- Added Asm Printer support for fp cond codes.
- Added support for sret copy to a return register.
- EABI support added into LowerCALL and FORMAL_ARGS.
- MipsFunctionInfo now keeps a virtual register per function to track the
sret on function entry until function ret.
- MipsInstrInfo FP support into methods (isMoveInstr, isLoadFromStackSlot, ...),
FP cond codes mapping and initial FP Branch Analysis.
- Two new Mips SDNode to handle fp branch and compare instructions : FPBrcond,
FPCmp
- MipsTargetLowering : handling different FP classes, Allegrex support, sret
return copy, no homing location within EABI, non 32-bit stack objects
arguments, and asm constraint for float.
llvm-svn: 53146
2008-07-05 21:05:21 +02:00
|
|
|
if (TT.size() >= 13 && std::string(TT.begin(),
|
|
|
|
TT.begin()+13) == "mipsallegrex-")
|
|
|
|
return 20;
|
|
|
|
|
2007-06-06 09:42:06 +02:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
Several changes to Mips backend, experimental fp support being the most
important.
- Cleanup in the Subtarget info with addition of new features, not all support
yet, but they allow the future inclusion of features easier. Among new features,
we have : Arch family info (mips1, mips2, ...), ABI info (o32, eabi), 64-bit
integer
and float registers, allegrex vector FPU (VFPU), single float only support.
- TargetMachine now detects allegrex core.
- Added allegrex (Mips32r2) sext_inreg instructions.
- *Added Float Point Instructions*, handling single float only, and
aliased accesses for 32-bit FPUs.
- Some cleanup in FP instruction formats and FP register classes.
- Calling conventions improved to support mips 32-bit EABI.
- Added Asm Printer support for fp cond codes.
- Added support for sret copy to a return register.
- EABI support added into LowerCALL and FORMAL_ARGS.
- MipsFunctionInfo now keeps a virtual register per function to track the
sret on function entry until function ret.
- MipsInstrInfo FP support into methods (isMoveInstr, isLoadFromStackSlot, ...),
FP cond codes mapping and initial FP Branch Analysis.
- Two new Mips SDNode to handle fp branch and compare instructions : FPBrcond,
FPCmp
- MipsTargetLowering : handling different FP classes, Allegrex support, sret
return copy, no homing location within EABI, non 32-bit stack objects
arguments, and asm constraint for float.
llvm-svn: 53146
2008-07-05 21:05:21 +02:00
|
|
|
// return 0 and must specify -march to gen MIPSEL code.
|
2008-06-04 03:45:25 +02:00
|
|
|
unsigned MipselTargetMachine::
|
|
|
|
getModuleMatchQuality(const Module &M)
|
|
|
|
{
|
Several changes to Mips backend, experimental fp support being the most
important.
- Cleanup in the Subtarget info with addition of new features, not all support
yet, but they allow the future inclusion of features easier. Among new features,
we have : Arch family info (mips1, mips2, ...), ABI info (o32, eabi), 64-bit
integer
and float registers, allegrex vector FPU (VFPU), single float only support.
- TargetMachine now detects allegrex core.
- Added allegrex (Mips32r2) sext_inreg instructions.
- *Added Float Point Instructions*, handling single float only, and
aliased accesses for 32-bit FPUs.
- Some cleanup in FP instruction formats and FP register classes.
- Calling conventions improved to support mips 32-bit EABI.
- Added Asm Printer support for fp cond codes.
- Added support for sret copy to a return register.
- EABI support added into LowerCALL and FORMAL_ARGS.
- MipsFunctionInfo now keeps a virtual register per function to track the
sret on function entry until function ret.
- MipsInstrInfo FP support into methods (isMoveInstr, isLoadFromStackSlot, ...),
FP cond codes mapping and initial FP Branch Analysis.
- Two new Mips SDNode to handle fp branch and compare instructions : FPBrcond,
FPCmp
- MipsTargetLowering : handling different FP classes, Allegrex support, sret
return copy, no homing location within EABI, non 32-bit stack objects
arguments, and asm constraint for float.
llvm-svn: 53146
2008-07-05 21:05:21 +02:00
|
|
|
// We strongly match "mips*el-*".
|
2008-06-04 03:45:25 +02:00
|
|
|
std::string TT = M.getTargetTriple();
|
|
|
|
if (TT.size() >= 7 && std::string(TT.begin(), TT.begin()+7) == "mipsel-")
|
|
|
|
return 20;
|
Several changes to Mips backend, experimental fp support being the most
important.
- Cleanup in the Subtarget info with addition of new features, not all support
yet, but they allow the future inclusion of features easier. Among new features,
we have : Arch family info (mips1, mips2, ...), ABI info (o32, eabi), 64-bit
integer
and float registers, allegrex vector FPU (VFPU), single float only support.
- TargetMachine now detects allegrex core.
- Added allegrex (Mips32r2) sext_inreg instructions.
- *Added Float Point Instructions*, handling single float only, and
aliased accesses for 32-bit FPUs.
- Some cleanup in FP instruction formats and FP register classes.
- Calling conventions improved to support mips 32-bit EABI.
- Added Asm Printer support for fp cond codes.
- Added support for sret copy to a return register.
- EABI support added into LowerCALL and FORMAL_ARGS.
- MipsFunctionInfo now keeps a virtual register per function to track the
sret on function entry until function ret.
- MipsInstrInfo FP support into methods (isMoveInstr, isLoadFromStackSlot, ...),
FP cond codes mapping and initial FP Branch Analysis.
- Two new Mips SDNode to handle fp branch and compare instructions : FPBrcond,
FPCmp
- MipsTargetLowering : handling different FP classes, Allegrex support, sret
return copy, no homing location within EABI, non 32-bit stack objects
arguments, and asm constraint for float.
llvm-svn: 53146
2008-07-05 21:05:21 +02:00
|
|
|
|
|
|
|
if (TT.size() >= 15 && std::string(TT.begin(),
|
|
|
|
TT.begin()+15) == "mipsallegrexel-")
|
|
|
|
return 20;
|
|
|
|
|
|
|
|
if (TT.size() == 3 && std::string(TT.begin(), TT.begin()+3) == "psp")
|
|
|
|
return 20;
|
2008-06-04 03:45:25 +02:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2007-06-06 09:42:06 +02:00
|
|
|
// Install an instruction selector pass using
|
|
|
|
// the ISelDag to gen Mips code.
|
|
|
|
bool MipsTargetMachine::
|
2008-03-11 23:29:46 +01:00
|
|
|
addInstSelector(PassManagerBase &PM, bool Fast)
|
2007-06-06 09:42:06 +02:00
|
|
|
{
|
|
|
|
PM.add(createMipsISelDag(*this));
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
|
|
|
// Implemented by targets that want to run passes immediately before
|
|
|
|
// machine code is emitted. return true if -print-machineinstrs should
|
|
|
|
// print out the code after the passes.
|
|
|
|
bool MipsTargetMachine::
|
2008-03-11 23:29:46 +01:00
|
|
|
addPreEmitPass(PassManagerBase &PM, bool Fast)
|
2007-06-06 09:42:06 +02:00
|
|
|
{
|
2007-08-18 03:58:15 +02:00
|
|
|
PM.add(createMipsDelaySlotFillerPass(*this));
|
|
|
|
return true;
|
2007-06-06 09:42:06 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
// Implements the AssemblyEmitter for the target. Must return
|
|
|
|
// true if AssemblyEmitter is supported
|
|
|
|
bool MipsTargetMachine::
|
2008-03-11 23:29:46 +01:00
|
|
|
addAssemblyEmitter(PassManagerBase &PM, bool Fast,
|
2007-06-06 09:42:06 +02:00
|
|
|
std::ostream &Out)
|
|
|
|
{
|
|
|
|
// Output assembly language.
|
|
|
|
PM.add(createMipsCodePrinterPass(Out, *this));
|
|
|
|
return false;
|
|
|
|
}
|