2017-08-02 00:20:49 +02:00
|
|
|
; RUN: llc < %s -mtriple=thumbv7-eabi -mcpu=cortex-a8 -show-mc-encoding | FileCheck %s
|
2017-01-31 15:35:01 +01:00
|
|
|
define void @coproc(i8* %i) nounwind {
|
|
|
|
|
entry:
|
|
|
|
|
; CHECK: mrc p7, #1, r{{[0-9]+}}, c1, c1, #4
|
|
|
|
|
%0 = tail call i32 @llvm.arm.mrc(i32 7, i32 1, i32 1, i32 1, i32 4) nounwind
|
|
|
|
|
; CHECK: mcr p7, #1, r{{[0-9]+}}, c1, c1, #4
|
|
|
|
|
tail call void @llvm.arm.mcr(i32 7, i32 1, i32 %0, i32 1, i32 1, i32 4) nounwind
|
|
|
|
|
; CHECK: mrc2 p7, #1, r{{[0-9]+}}, c1, c1, #4
|
|
|
|
|
%1 = tail call i32 @llvm.arm.mrc2(i32 7, i32 1, i32 1, i32 1, i32 4) nounwind
|
|
|
|
|
; CHECK: mcr2 p7, #1, r{{[0-9]+}}, c1, c1, #4
|
|
|
|
|
tail call void @llvm.arm.mcr2(i32 7, i32 1, i32 %1, i32 1, i32 1, i32 4) nounwind
|
|
|
|
|
; CHECK: mcrr p7, #1, r{{[0-9]+}}, r{{[0-9]+}}, c1
|
|
|
|
|
tail call void @llvm.arm.mcrr(i32 7, i32 1, i32 %0, i32 %1, i32 1) nounwind
|
|
|
|
|
; CHECK: mcrr2 p7, #1, r{{[0-9]+}}, r{{[0-9]+}}, c1
|
|
|
|
|
tail call void @llvm.arm.mcrr2(i32 7, i32 1, i32 %0, i32 %1, i32 1) nounwind
|
|
|
|
|
; CHECK: cdp p7, #3, c1, c1, c1, #5
|
|
|
|
|
tail call void @llvm.arm.cdp(i32 7, i32 3, i32 1, i32 1, i32 1, i32 5) nounwind
|
|
|
|
|
; CHECK: cdp2 p7, #3, c1, c1, c1, #5
|
|
|
|
|
tail call void @llvm.arm.cdp2(i32 7, i32 3, i32 1, i32 1, i32 1, i32 5) nounwind
|
|
|
|
|
; CHECK: ldc p7, c3, [r{{[0-9]+}}]
|
|
|
|
|
tail call void @llvm.arm.ldc(i32 7, i32 3, i8* %i) nounwind
|
|
|
|
|
; CHECK: ldcl p7, c3, [r{{[0-9]+}}]
|
|
|
|
|
tail call void @llvm.arm.ldcl(i32 7, i32 3, i8* %i) nounwind
|
|
|
|
|
; CHECK: ldc2 p7, c3, [r{{[0-9]+}}]
|
|
|
|
|
tail call void @llvm.arm.ldc2(i32 7, i32 3, i8* %i) nounwind
|
|
|
|
|
; CHECK: ldc2l p7, c3, [r{{[0-9]+}}]
|
|
|
|
|
tail call void @llvm.arm.ldc2l(i32 7, i32 3, i8* %i) nounwind
|
|
|
|
|
; CHECK: stc p7, c3, [r{{[0-9]+}}]
|
|
|
|
|
tail call void @llvm.arm.stc(i32 7, i32 3, i8* %i) nounwind
|
|
|
|
|
; CHECK: stcl p7, c3, [r{{[0-9]+}}]
|
|
|
|
|
tail call void @llvm.arm.stcl(i32 7, i32 3, i8* %i) nounwind
|
|
|
|
|
; CHECK: stc2 p7, c3, [r{{[0-9]+}}]
|
|
|
|
|
tail call void @llvm.arm.stc2(i32 7, i32 3, i8* %i) nounwind
|
|
|
|
|
; CHECK: stc2l p7, c3, [r{{[0-9]+}}]
|
|
|
|
|
tail call void @llvm.arm.stc2l(i32 7, i32 3, i8* %i) nounwind
|
|
|
|
|
; CHECK: mrrc p1, #2, r{{[0-9]+}}, r{{[0-9]+}}, c3
|
|
|
|
|
%2 = tail call { i32, i32 } @llvm.arm.mrrc(i32 1, i32 2, i32 3) nounwind
|
|
|
|
|
; CHECK: mrrc2 p1, #2, r{{[0-9]+}}, r{{[0-9]+}}, c3
|
|
|
|
|
%3 = tail call { i32, i32 } @llvm.arm.mrrc2(i32 1, i32 2, i32 3) nounwind
|
|
|
|
|
ret void
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
define hidden void @cond_cdp(i32 %a) {
|
|
|
|
|
; CHECK-LABEL: cond_cdp:
|
|
|
|
|
entry:
|
|
|
|
|
%tobool = icmp eq i32 %a, 0
|
|
|
|
|
br i1 %tobool, label %if.end, label %if.then
|
|
|
|
|
|
|
|
|
|
if.then:
|
|
|
|
|
; CHECK: it ne
|
|
|
|
|
; CHECK: cdpne p15, #0, c0, c0, c0, #0 @ encoding: [0x00,0xee,0x00,0x0f]
|
|
|
|
|
tail call void @llvm.arm.cdp(i32 15, i32 0, i32 0, i32 0, i32 0, i32 0)
|
|
|
|
|
br label %if.end
|
|
|
|
|
|
|
|
|
|
if.end:
|
|
|
|
|
ret void
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
declare void @llvm.arm.ldc(i32, i32, i8*) nounwind
|
|
|
|
|
|
|
|
|
|
declare void @llvm.arm.ldcl(i32, i32, i8*) nounwind
|
|
|
|
|
|
|
|
|
|
declare void @llvm.arm.ldc2(i32, i32, i8*) nounwind
|
|
|
|
|
|
|
|
|
|
declare void @llvm.arm.ldc2l(i32, i32, i8*) nounwind
|
|
|
|
|
|
|
|
|
|
declare void @llvm.arm.stc(i32, i32, i8*) nounwind
|
|
|
|
|
|
|
|
|
|
declare void @llvm.arm.stcl(i32, i32, i8*) nounwind
|
|
|
|
|
|
|
|
|
|
declare void @llvm.arm.stc2(i32, i32, i8*) nounwind
|
|
|
|
|
|
|
|
|
|
declare void @llvm.arm.stc2l(i32, i32, i8*) nounwind
|
|
|
|
|
|
|
|
|
|
declare void @llvm.arm.cdp2(i32, i32, i32, i32, i32, i32) nounwind
|
|
|
|
|
|
|
|
|
|
declare void @llvm.arm.cdp(i32, i32, i32, i32, i32, i32) nounwind
|
|
|
|
|
|
|
|
|
|
declare void @llvm.arm.mcrr2(i32, i32, i32, i32, i32) nounwind
|
|
|
|
|
|
|
|
|
|
declare void @llvm.arm.mcrr(i32, i32, i32, i32, i32) nounwind
|
|
|
|
|
|
|
|
|
|
declare void @llvm.arm.mcr2(i32, i32, i32, i32, i32, i32) nounwind
|
|
|
|
|
|
|
|
|
|
declare i32 @llvm.arm.mrc2(i32, i32, i32, i32, i32) nounwind
|
|
|
|
|
|
|
|
|
|
declare void @llvm.arm.mcr(i32, i32, i32, i32, i32, i32) nounwind
|
|
|
|
|
|
|
|
|
|
declare i32 @llvm.arm.mrc(i32, i32, i32, i32, i32) nounwind
|
|
|
|
|
|
|
|
|
|
declare { i32, i32 } @llvm.arm.mrrc(i32, i32, i32) nounwind
|
|
|
|
|
|
|
|
|
|
declare { i32, i32 } @llvm.arm.mrrc2(i32, i32, i32) nounwind
|
