1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-22 10:42:39 +01:00
llvm-mirror/test/CodeGen
Amara Emerson 99e3981f53 Revert r351584: "GlobalISel: Verify g_zextload and g_sextload"
This new assertion triggered on the AArch64 GlobalISel bots. Reverting while it's being investigated.

llvm-svn: 351617
2019-01-19 00:36:11 +00:00
..
AArch64 GlobalISel: Verify G_BITCAST 2019-01-18 21:04:59 +00:00
AMDGPU AMDGPU/GlobalISel: Legalize more types for select 2019-01-18 21:42:55 +00:00
ARC
ARM [ARM GlobalISel] Allow calls to varargs functions 2019-01-17 10:11:55 +00:00
AVR [AVR] Fix codegen bug in 16-bit loads 2019-01-18 11:27:38 +00:00
BPF
Generic [CodeGen] Fix bugs in LiveDebugVariables when debug labels are generated. 2019-01-18 07:17:09 +00:00
Hexagon
Inputs
Lanai
Mips [mips] Emit .reloc R_{MICRO}MIPS_JALR along with j(al)r(c) $25 2019-01-17 21:50:37 +00:00
MIR Revert r351584: "GlobalISel: Verify g_zextload and g_sextload" 2019-01-19 00:36:11 +00:00
MSP430 [MSP430] Emit a separate section for every interrupt vector 2019-01-16 14:03:41 +00:00
NVPTX
PowerPC
RISCV [RISCV] Add codegen support for RV64A 2019-01-17 10:04:39 +00:00
SPARC
SystemZ
Thumb
Thumb2
WebAssembly [WebAssembly] Add languages from debug info to producers section 2019-01-18 02:47:48 +00:00
WinCFGuard
WinEH [EH] Rename llvm.x86.seh.recoverfp intrinsic to llvm.eh.recoverfp 2019-01-16 00:37:13 +00:00
X86 [x86] add more movmsk tests; NFC 2019-01-18 20:42:12 +00:00
XCore