1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-25 14:02:52 +02:00
llvm-mirror/test/CodeGen/Alpha/bsr.ll

13 lines
487 B
LLVM
Raw Normal View History

; Make sure this testcase codegens the bsr instruction
; RUN: llc < %s -march=alpha | grep bsr
define internal i64 @abc(i32 %x) {
%tmp.2 = add i32 %x, -1 ; <i32> [#uses=1]
%tmp.0 = call i64 @abc( i32 %tmp.2 ) ; <i64> [#uses=1]
%tmp.5 = add i32 %x, -2 ; <i32> [#uses=1]
%tmp.3 = call i64 @abc( i32 %tmp.5 ) ; <i64> [#uses=1]
%tmp.6 = add i64 %tmp.0, %tmp.3 ; <i64> [#uses=1]
ret i64 %tmp.6
}