RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 03:02:36 +01:00
Code Issues Projects Releases Wiki Activity
d571039392
llvm-mirror/test/MC/AVR/inst-adc.s

21 lines
585 B
ArmAsm
Raw Normal View History

[AVR] Add all of the machine code test suite Summary: This adds all of the AVR machine code tests. Reviewers: arsenm, kparzysz Subscribers: wdng, japaric Differential Revision: https://reviews.llvm.org/D26387 llvm-svn: 286417
2016-11-10 00:46:25 +01:00
; RUN: llvm-mc -triple avr -show-encoding < %s | FileCheck %s
[test] llvm/test/: change llvm-objdump single-dash long options to double-dash options As announced here: http://lists.llvm.org/pipermail/llvm-dev/2019-April/131786.html Grouped option syntax (POSIX Utility Conventions) does not play well with -long-option A subsequent change will reject -long-option.
2020-03-16 00:17:52 +01:00
; RUN: llvm-mc -filetype=obj -triple avr < %s | llvm-objdump -d - | FileCheck --check-prefix=CHECK-INST %s
[AVR] Add all of the machine code test suite Summary: This adds all of the AVR machine code tests. Reviewers: arsenm, kparzysz Subscribers: wdng, japaric Differential Revision: https://reviews.llvm.org/D26387 llvm-svn: 286417
2016-11-10 00:46:25 +01:00
foo:
adc r0, r15
adc r15, r0
adc r16, r31
adc r31, r16
; CHECK: adc r0, r15 ; encoding: [0x0f,0x1c]
; CHECK: adc r15, r0 ; encoding: [0xf0,0x1c]
; CHECK: adc r16, r31 ; encoding: [0x0f,0x1f]
; CHECK: adc r31, r16 ; encoding: [0xf0,0x1f]
[AVR] Disassemble register operands Simply by implementing a few functions I was able to correctly disassemble a much larger amount of instructions. Differential Revision: https://reviews.llvm.org/D74045
2020-02-05 12:53:06 +01:00
; CHECK-INST: adc r0, r15
; CHECK-INST: adc r15, r0
; CHECK-INST: adc r16, r31
; CHECK-INST: adc r31, r16
Reference in New Issue Copy Permalink