1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-22 18:54:02 +01:00
llvm-mirror/test/MC/AVR
Ayke van Laethem 67e3f1aa81 [AVR] Add register aliases XL, YH, etc
These aliases are sometimes used in assembly code and make the code more
readable. They are supported by avr-gcc too.

Differential Revision: https://reviews.llvm.org/D96492
2021-03-03 15:36:05 +01:00
..
out-of-range-fixups
dwarf-asm-no-code.s
hex-immediates.s
inst-adc.s
inst-add.s
inst-adiw.s
inst-and.s
inst-andi.s
inst-asr.s
inst-bld.s
inst-brbc.s
inst-brbs.s
inst-break.s
inst-bst.s
inst-call.s
inst-cbi.s
inst-cbr.s
inst-clr.s
inst-com.s
inst-cp.s
inst-cpc.s
inst-cpi.s
inst-cpse.s
inst-dec.s
inst-des.s
inst-eicall.s
inst-eijmp.s
inst-elpm.s
inst-eor.s
inst-family-cond-branch.s
inst-family-set-clr-flag.s
inst-fmul.s
inst-fmuls.s
inst-fmulsu.s
inst-icall.s
inst-ijmp.s
inst-in.s
inst-inc.s
inst-jmp.s
inst-lac.s
inst-las.s
inst-lat.s
inst-ld.s
inst-ldd.s
inst-ldi.s
inst-lds.s
inst-lpm.s
inst-lsl.s
inst-lsr.s
inst-mov.s
inst-movw.s
inst-mul.s
inst-muls.s
inst-mulsu.s
inst-neg.s
inst-nop.s
inst-or.s
inst-ori.s
inst-out.s
inst-pop.s
inst-push.s
inst-rcall.s
inst-ret.s
inst-reti.s
inst-rjmp.s
inst-rol.s
inst-ror.s
inst-sbc.s
inst-sbci.s
inst-sbi.s
inst-sbic.s
inst-sbis.s
inst-sbiw.s
inst-sbr.s
inst-sbrc.s
inst-sbrs.s
inst-ser.s
inst-sleep.s
inst-spm.s
inst-st.s
inst-std.s
inst-sts.s
inst-sub.s
inst-subi.s
inst-swap.s
inst-tst.s
inst-wdr.s
inst-xch.s
lit.local.cfg
modifiers.s
registers.s
relocations-abs.s
relocations.s
symbol_relocation.s
syntax-reg-int-literal.s
syntax-reg-pair.s