[ARM] Add enhanced counter virtualization system registers
Summary:
This patch upstreams support for the ARMv8.6A Enhanced Counter Virtualization
(ECV) extension, which adds 6 new system registers.
See ARMv8.6-ECV in the Arm Architecture Reference Manual Armv8 for more
information.
Reviewers: t.p.northover, rengolin, SjoerdMeijer, pcc, ab, chill
Reviewed By: SjoerdMeijer
Subscribers: LukeGeeson, ostannard, kristof.beyls, hiraditya, danielkiss, llvm-commits
Tags: #llvm
Differential Revision: https://reviews.llvm.org/D77094
2020-04-05 15:49:49 +02:00
|
|
|
// RUN: llvm-mc -triple aarch64 -show-encoding -mattr=+ecv < %s | FileCheck %s
|
|
|
|
|
// RUN: llvm-mc -triple aarch64 -show-encoding -mattr=+v8.6a < %s | FileCheck %s
|
|
|
|
|
// RUN: not llvm-mc -triple aarch64 -show-encoding < %s 2>&1 | FileCheck %s --check-prefix=NOECV
|
|
|
|
|
|
|
|
|
|
msr CNTSCALE_EL2, x1
|
|
|
|
|
msr CNTISCALE_EL2, x11
|
|
|
|
|
msr CNTPOFF_EL2, x22
|
|
|
|
|
msr CNTVFRQ_EL2, x3
|
|
|
|
|
msr CNTPCTSS_EL0, x13
|
|
|
|
|
msr CNTVCTSS_EL0, x23
|
|
|
|
|
// CHECK: msr CNTSCALE_EL2, x1 // encoding: [0x81,0xe0,0x1c,0xd5]
|
|
|
|
|
// CHECK: msr CNTISCALE_EL2, x11 // encoding: [0xab,0xe0,0x1c,0xd5]
|
|
|
|
|
// CHECK: msr CNTPOFF_EL2, x22 // encoding: [0xd6,0xe0,0x1c,0xd5]
|
|
|
|
|
// CHECK: msr CNTVFRQ_EL2, x3 // encoding: [0xe3,0xe0,0x1c,0xd5]
|
|
|
|
|
// CHECK: msr CNTPCTSS_EL0, x13 // encoding: [0xad,0xe0,0x1b,0xd5]
|
|
|
|
|
// CHECK: msr CNTVCTSS_EL0, x23 // encoding: [0xd7,0xe0,0x1b,0xd5]
|
2020-04-13 18:21:01 +02:00
|
|
|
// NOECV: error: expected writable system register or pstate
|
[ARM] Add enhanced counter virtualization system registers
Summary:
This patch upstreams support for the ARMv8.6A Enhanced Counter Virtualization
(ECV) extension, which adds 6 new system registers.
See ARMv8.6-ECV in the Arm Architecture Reference Manual Armv8 for more
information.
Reviewers: t.p.northover, rengolin, SjoerdMeijer, pcc, ab, chill
Reviewed By: SjoerdMeijer
Subscribers: LukeGeeson, ostannard, kristof.beyls, hiraditya, danielkiss, llvm-commits
Tags: #llvm
Differential Revision: https://reviews.llvm.org/D77094
2020-04-05 15:49:49 +02:00
|
|
|
// NOECV: error: expected writable system register or pstate
|
|
|
|
|
// NOECV: error: expected writable system register or pstate
|
|
|
|
|
// NOECV: error: expected writable system register or pstate
|
|
|
|
|
// NOECV: error: expected writable system register or pstate
|
|
|
|
|
// NOECV: error: expected writable system register or pstate
|
|
|
|
|
|
|
|
|
|
mrs x0, CNTSCALE_EL2
|
|
|
|
|
mrs x5, CNTISCALE_EL2
|
|
|
|
|
mrs x10, CNTPOFF_EL2
|
|
|
|
|
mrs x15, CNTVFRQ_EL2
|
|
|
|
|
mrs x20, CNTPCTSS_EL0
|
|
|
|
|
mrs x30, CNTVCTSS_EL0
|
|
|
|
|
// CHECK: mrs x0, CNTSCALE_EL2 // encoding: [0x80,0xe0,0x3c,0xd5]
|
|
|
|
|
// CHECK: mrs x5, CNTISCALE_EL2 // encoding: [0xa5,0xe0,0x3c,0xd5]
|
|
|
|
|
// CHECK: mrs x10, CNTPOFF_EL2 // encoding: [0xca,0xe0,0x3c,0xd5]
|
|
|
|
|
// CHECK: mrs x15, CNTVFRQ_EL2 // encoding: [0xef,0xe0,0x3c,0xd5]
|
|
|
|
|
// CHECK: mrs x20, CNTPCTSS_EL0 // encoding: [0xb4,0xe0,0x3b,0xd5]
|
|
|
|
|
// CHECK: mrs x30, CNTVCTSS_EL0 // encoding: [0xde,0xe0,0x3b,0xd5]
|
|
|
|
|
// NOECV: error: expected readable system register
|
|
|
|
|
// NOECV: error: expected readable system register
|
|
|
|
|
// NOECV: error: expected readable system register
|
|
|
|
|
// NOECV: error: expected readable system register
|
|
|
|
|
// NOECV: error: expected readable system register
|
|
|
|
|
// NOECV: error: expected readable system register
|
