2017-09-29 23:55:49 +02:00
|
|
|
//===- llvm/CodeGen/AntiDepBreaker.h - Anti-Dependence Breaking -*- C++ -*-===//
|
2009-10-26 17:59:04 +01:00
|
|
|
//
|
2019-01-19 09:50:56 +01:00
|
|
|
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
|
|
|
|
// See https://llvm.org/LICENSE.txt for license information.
|
|
|
|
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
|
2009-10-26 17:59:04 +01:00
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//
|
|
|
|
// This file implements the AntiDepBreaker class, which implements
|
|
|
|
// anti-dependence breaking heuristics for post-register-allocation scheduling.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
2014-08-13 18:26:38 +02:00
|
|
|
#ifndef LLVM_LIB_CODEGEN_ANTIDEPBREAKER_H
|
|
|
|
#define LLVM_LIB_CODEGEN_ANTIDEPBREAKER_H
|
2009-10-26 17:59:04 +01:00
|
|
|
|
2017-09-29 23:55:49 +02:00
|
|
|
#include "llvm/ADT/iterator_range.h"
|
2009-10-26 17:59:04 +01:00
|
|
|
#include "llvm/CodeGen/MachineBasicBlock.h"
|
2017-09-29 23:55:49 +02:00
|
|
|
#include "llvm/CodeGen/MachineInstr.h"
|
|
|
|
#include "llvm/CodeGen/MachineOperand.h"
|
2009-10-26 17:59:04 +01:00
|
|
|
#include "llvm/CodeGen/ScheduleDAG.h"
|
2017-09-29 23:55:49 +02:00
|
|
|
#include "llvm/Support/Compiler.h"
|
|
|
|
#include <cassert>
|
|
|
|
#include <utility>
|
2009-11-20 20:32:48 +01:00
|
|
|
#include <vector>
|
2009-10-26 17:59:04 +01:00
|
|
|
|
|
|
|
namespace llvm {
|
|
|
|
|
2014-09-21 16:48:16 +02:00
|
|
|
/// This class works in conjunction with the post-RA scheduler to rename
|
|
|
|
/// registers to break register anti-dependencies (WAR hazards).
|
2015-07-01 16:47:39 +02:00
|
|
|
class LLVM_LIBRARY_VISIBILITY AntiDepBreaker {
|
2009-10-26 17:59:04 +01:00
|
|
|
public:
|
2017-09-29 23:55:49 +02:00
|
|
|
using DbgValueVector =
|
|
|
|
std::vector<std::pair<MachineInstr *, MachineInstr *>>;
|
2011-06-02 23:26:52 +02:00
|
|
|
|
2009-10-26 20:41:00 +01:00
|
|
|
virtual ~AntiDepBreaker();
|
2009-10-26 20:00:47 +01:00
|
|
|
|
2014-09-21 16:48:16 +02:00
|
|
|
/// Initialize anti-dep breaking for a new basic block.
|
2017-09-29 23:55:49 +02:00
|
|
|
virtual void StartBlock(MachineBasicBlock *BB) = 0;
|
2009-10-26 17:59:04 +01:00
|
|
|
|
2014-09-21 16:48:16 +02:00
|
|
|
/// Identifiy anti-dependencies within a basic-block region and break them by
|
|
|
|
/// renaming registers. Return the number of anti-dependencies broken.
|
2017-09-29 23:55:49 +02:00
|
|
|
virtual unsigned BreakAntiDependencies(const std::vector<SUnit> &SUnits,
|
2011-06-02 23:26:52 +02:00
|
|
|
MachineBasicBlock::iterator Begin,
|
|
|
|
MachineBasicBlock::iterator End,
|
|
|
|
unsigned InsertPosIndex,
|
|
|
|
DbgValueVector &DbgValues) = 0;
|
2018-07-30 21:41:25 +02:00
|
|
|
|
2014-09-21 16:48:16 +02:00
|
|
|
/// Update liveness information to account for the current
|
2009-10-26 17:59:04 +01:00
|
|
|
/// instruction, which will not be scheduled.
|
2016-02-27 20:33:37 +01:00
|
|
|
virtual void Observe(MachineInstr &MI, unsigned Count,
|
|
|
|
unsigned InsertPosIndex) = 0;
|
|
|
|
|
2014-09-21 16:48:16 +02:00
|
|
|
/// Finish anti-dep breaking for a basic block.
|
2017-09-29 23:55:49 +02:00
|
|
|
virtual void FinishBlock() = 0;
|
2011-06-02 23:26:52 +02:00
|
|
|
|
2014-09-21 16:48:16 +02:00
|
|
|
/// Update DBG_VALUE if dependency breaker is updating
|
2011-06-02 23:26:52 +02:00
|
|
|
/// other machine instruction to use NewReg.
|
2016-02-27 20:33:37 +01:00
|
|
|
void UpdateDbgValue(MachineInstr &MI, unsigned OldReg, unsigned NewReg) {
|
|
|
|
assert(MI.isDebugValue() && "MI is not DBG_VALUE!");
|
|
|
|
if (MI.getOperand(0).isReg() && MI.getOperand(0).getReg() == OldReg)
|
|
|
|
MI.getOperand(0).setReg(NewReg);
|
2011-06-02 23:26:52 +02:00
|
|
|
}
|
2017-04-25 17:39:57 +02:00
|
|
|
|
|
|
|
/// Update all DBG_VALUE instructions that may be affected by the dependency
|
|
|
|
/// breaker's update of ParentMI to use NewReg.
|
|
|
|
void UpdateDbgValues(const DbgValueVector &DbgValues, MachineInstr *ParentMI,
|
|
|
|
unsigned OldReg, unsigned NewReg) {
|
|
|
|
// The following code is dependent on the order in which the DbgValues are
|
|
|
|
// constructed in ScheduleDAGInstrs::buildSchedGraph.
|
|
|
|
MachineInstr *PrevDbgMI = nullptr;
|
|
|
|
for (const auto &DV : make_range(DbgValues.crbegin(), DbgValues.crend())) {
|
|
|
|
MachineInstr *PrevMI = DV.second;
|
|
|
|
if ((PrevMI == ParentMI) || (PrevMI == PrevDbgMI)) {
|
|
|
|
MachineInstr *DbgMI = DV.first;
|
|
|
|
UpdateDbgValue(*DbgMI, OldReg, NewReg);
|
|
|
|
PrevDbgMI = DbgMI;
|
|
|
|
} else if (PrevDbgMI) {
|
|
|
|
break; // If no match and already found a DBG_VALUE, we're done.
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
2009-10-26 17:59:04 +01:00
|
|
|
};
|
|
|
|
|
2017-09-29 23:55:49 +02:00
|
|
|
} // end namespace llvm
|
2009-10-26 17:59:04 +01:00
|
|
|
|
2017-09-29 23:55:49 +02:00
|
|
|
#endif // LLVM_LIB_CODEGEN_ANTIDEPBREAKER_H
|