RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-20 03:23:01 +02:00
Code Issues Projects Releases Wiki Activity

R600: Export instructions are no longer terminator

Browse Source 
This allows MachineInstScheduler to reorder them, and thus make scheduling more
efficient.

Reviewed-by: Tom Stellard <thomas.stellard at amd.com>
llvm-svn: 175182
This commit is contained in:
Vincent Lejeune 2013-02-14 16:55:11 +00:00
parent 62582e7a09
commit 0c8a844f4b
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/Target/R600/R600Instructions.td
View File

@ -644,7 +644,7 @@ multiclass SteamOutputExportPattern<Instruction ExportInst,
4095, imm:$mask, buf3inst, 0)>;
}
let isTerminator = 1, usesCustomInserter = 1 in {
let usesCustomInserter = 1 in {
class ExportSwzInst : InstR600ISA<(
outs),
@ -658,7 +658,7 @@ class ExportSwzInst : InstR600ISA<(
let Inst{63-32} = Word1;
}
} // End isTerminator = 1, usesCustomInserter = 1
} // End usesCustomInserter = 1
class ExportBufInst : InstR600ISA<(
outs),