RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-01-31 20:51:52 +01:00
Code Issues Projects Releases Wiki Activity

Small correction to unordered memory code generation of ARM LDRD

Browse Source 
The information was correct pre-LPAE.

llvm-svn: 184253
This commit is contained in:
JF Bastien 2013-06-18 23:07:16 +00:00
parent e859ec24ba
commit 6271cba6e0
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
docs/Atomics.rst
View File

@ -211,7 +211,7 @@ Notes for code generation
never stored. A normal load or store instruction is usually sufficient, but never stored. A normal load or store instruction is usually sufficient, but
note that an unordered load or store cannot be split into multiple note that an unordered load or store cannot be split into multiple
instructions (or an instruction which does multiple memory operations, like instructions (or an instruction which does multiple memory operations, like
``LDRD`` on ARM). ``LDRD`` on ARM without LPAE, or not naturally-aligned ``LDRD`` on LPAE ARM).
Monotonic Monotonic
--------- ---------