RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-25 04:02:41 +01:00
Code Issues Projects Releases Wiki Activity

[X86][SSE] Add an assert to ensure that rotation amount is converted to a scale

Browse Source 
Missed in rL332832 where we added SSE v4i32 rotations for PR37426.

llvm-svn: 332844
This commit is contained in:
Simon Pilgrim 2018-05-21 15:17:23 +00:00
parent 080f8761dc
commit 7479a1b6ec
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
lib/Target/X86/X86ISelLowering.cpp
View File

@ -23825,6 +23825,7 @@ static SDValue LowerRotate(SDValue Op, const X86Subtarget &Subtarget,
// to v2i64 results at a time. The upper 32-bits contain the wrapped bits
// that can then be OR'd with the lower 32-bits.
Amt = convertShiftLeftToScale(Amt, DL, Subtarget, DAG);
assert(Amt && "Failed to convert ROTL amount to scale");
static const int OddMask[] = {1, -1, 3, -1};
SDValue R13 = DAG.getVectorShuffle(VT, DL, R, R, OddMask);