RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 03:33:20 +01:00
Code Issues Projects Releases Wiki Activity

[AArch64] Clean up LSE directive tests

Browse Source 
These were specifying an architecture version with .cpu directive,
which is invalid. As the error for this case outputs the problem
instruction we were still matching the expectations of FileCheck.

This patch fixes up the LSE tests to do what they seem to intend. A
follow-up patch will tighten up the directive tests.

Differential Revision: https://reviews.llvm.org/D47872

llvm-svn: 335585
This commit is contained in:
Bernard Ogden 2018-06-26 09:36:13 +00:00
parent 4ff7527fc6
commit 9875b17d87
2 changed files with 11 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
test/MC/AArch64/directive-arch.s
View File

@ -8,3 +8,12 @@
# CHECK: aesd v0.16b, v2.16b # CHECK: aesd v0.16b, v2.16b
# CHECK: eor v0.16b, v0.16b, v2.16b # CHECK: eor v0.16b, v0.16b, v2.16b
// PR32873: without extra features, '.arch' is currently ignored.
// Add an unrelated feature to accept the directive.
.arch armv8.1-a+crypto
casa w5, w7, [x20]
# CHECK: casa w5, w7, [x20]
.arch armv8-a+lse
casa w5, w7, [x20]
# CHECK: casa w5, w7, [x20]

4
test/MC/AArch64/directive-cpu.s
View File

@ -36,10 +36,10 @@
aesd v0.16b, v2.16b aesd v0.16b, v2.16b
.cpu generic+v8.1a+nolse .cpu generic+nolse
casa w5, w7, [x20] casa w5, w7, [x20]
.cpu generic+v8.1a+lse .cpu generic+lse
casa w5, w7, [x20] casa w5, w7, [x20]
// NOTE: the errors precede the actual output! The errors appear in order // NOTE: the errors precede the actual output! The errors appear in order