RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-02-01 13:11:39 +01:00
Code Issues Projects Releases Wiki Activity

bpf: add 32bit register set

Browse Source 
Acked-by: Jakub Kicinski <jakub.kicinski@netronome.com>
Signed-off-by: Jiong Wang <jiong.wang@netronome.com>
Reviewed-by: Yonghong Song <yhs@fb.com>
llvm-svn: 313960
This commit is contained in:
Yonghong Song 2017-09-22 04:36:35 +00:00
parent b655bb5721
commit c00f228e84
1 changed files with 35 additions and 24 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

59
lib/Target/BPF/BPFRegisterInfo.td
View File

@ -11,31 +11,42 @@
// Declarations that describe the BPF register file // Declarations that describe the BPF register file
//===----------------------------------------------------------------------===// //===----------------------------------------------------------------------===//
// Registers are identified with 4-bit ID numbers. let Namespace = "BPF" in {
// Ri - 64-bit integer registers def sub_32 : SubRegIndex<32>;
class Ri<bits<16> Enc, string n> : Register<n> {
let Namespace = "BPF";
let HWEncoding = Enc;
} }
// Integer registers class Wi<bits<16> Enc, string n> : Register<n> {
def R0 : Ri< 0, "r0">, DwarfRegNum<[0]>; let HWEncoding = Enc;
def R1 : Ri< 1, "r1">, DwarfRegNum<[1]>; let Namespace = "BPF";
def R2 : Ri< 2, "r2">, DwarfRegNum<[2]>; }
def R3 : Ri< 3, "r3">, DwarfRegNum<[3]>;
def R4 : Ri< 4, "r4">, DwarfRegNum<[4]>; // Registers are identified with 4-bit ID numbers.
def R5 : Ri< 5, "r5">, DwarfRegNum<[5]>; // Ri - 64-bit integer registers
def R6 : Ri< 6, "r6">, DwarfRegNum<[6]>; class Ri<bits<16> Enc, string n, list<Register> subregs>
def R7 : Ri< 7, "r7">, DwarfRegNum<[7]>; : RegisterWithSubRegs<n, subregs> {
def R8 : Ri< 8, "r8">, DwarfRegNum<[8]>; let HWEncoding = Enc;
def R9 : Ri< 9, "r9">, DwarfRegNum<[9]>; let Namespace = "BPF";
def R10 : Ri<10, "r10">, DwarfRegNum<[10]>; let SubRegIndices = [sub_32];
def R11 : Ri<11, "r11">, DwarfRegNum<[11]>; }
foreach I = 0-11 in {
// 32-bit Integer (alias to low part of 64-bit register).
def W#I : Wi<I, "w"#I>, DwarfRegNum<[I]>;
// 64-bit Integer registers
def R#I : Ri<I, "r"#I, [!cast<Wi>("W"#I)]>, DwarfRegNum<[I]>;
}
// Register classes. // Register classes.
def GPR : RegisterClass<"BPF", [i64], 64, (add R1, R2, R3, R4, R5, def GPR32 : RegisterClass<"BPF", [i32], 32, (add
R6, R7, R8, R9, // callee saved (sequence "W%u", 1, 9),
R0, // return value W0, // Return value
R11, // stack ptr W11, // Stack Ptr
R10 // frame ptr W10 // Frame Ptr
)>; )>;
def GPR : RegisterClass<"BPF", [i64], 64, (add
(sequence "R%u", 1, 9),
R0, // Return value
R11, // Stack Ptr
R10 // Frame Ptr
)>;