RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 03:33:20 +01:00
Code Issues Projects Releases Wiki Activity

R600/SI: adjust test to recent changes

Browse Source 
Signed-off-by: Christian König <christian.koenig@amd.com>
llvm-svn: 176691
This commit is contained in:
Christian Konig 2013-03-08 14:44:00 +00:00
parent 6ba1f8e0d8
commit dcd30c46b9
1 changed files with 6 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
test/CodeGen/R600/llvm.SI.fs.interp.constant.ll
View File

@ -3,20 +3,18 @@
;CHECK: S_MOV_B32
;CHECK-NEXT: V_INTERP_MOV_F32
define void @main() {
define void @main(<16 x i8> addrspace(2)* inreg, <16 x i8> addrspace(2)* inreg, <32 x i8> addrspace(2)* inreg, i32 inreg) "ShaderType"="0" {
main_body:
call void @llvm.AMDGPU.shader.type(i32 0)
%0 = load i32 addrspace(8)* inttoptr (i32 6 to i32 addrspace(8)*)
%1 = call float @llvm.SI.fs.interp.constant(i32 0, i32 0, i32 %0)
%2 = call i32 @llvm.SI.packf16(float %1, float %1)
%3 = bitcast i32 %2 to float
call void @llvm.SI.export(i32 15, i32 1, i32 1, i32 0, i32 1, float %3, float %3, float %3, float %3)
%4 = call float @llvm.SI.fs.constant(i32 0, i32 0, i32 %3)
%5 = call i32 @llvm.SI.packf16(float %4, float %4)
%6 = bitcast i32 %5 to float
call void @llvm.SI.export(i32 15, i32 1, i32 1, i32 0, i32 1, float %6, float %6, float %6, float %6)
ret void
}
declare void @llvm.AMDGPU.shader.type(i32)
declare float @llvm.SI.fs.interp.constant(i32, i32, i32) readonly
declare float @llvm.SI.fs.constant(i32, i32, i32) readonly
declare i32 @llvm.SI.packf16(float, float) readnone