RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 19:52:54 +01:00
Code Issues Projects Releases Wiki Activity

CodeGen: adjust floating point operations in Windows itanium

Browse Source 
Windows itanium is equivalent to MSVC except in C++ mode.  Ensure that the
promote the 32-bit floating point operations to their 64-bit equivalences.

llvm-svn: 284173
This commit is contained in:
Saleem Abdulrasool 2016-10-13 22:38:15 +00:00
parent f9abb54589
commit ec882c3b4f
2 changed files with 94 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
lib/Target/X86/X86ISelLowering.cpp
View File

@ -1651,7 +1651,8 @@ X86TargetLowering::X86TargetLowering(const X86TargetMachine &TM,
// is. We should promote the value to 64-bits to solve this. // is. We should promote the value to 64-bits to solve this.
// This is what the CRT headers do - `fmodf` is an inline header // This is what the CRT headers do - `fmodf` is an inline header
// function casting to f64 and calling `fmod`. // function casting to f64 and calling `fmod`.
if (Subtarget.is32Bit() && Subtarget.isTargetKnownWindowsMSVC()) if (Subtarget.is32Bit() && (Subtarget.isTargetKnownWindowsMSVC() ||
Subtarget.isTargetWindowsItanium()))
for (ISD::NodeType Op : for (ISD::NodeType Op :
{ISD::FCEIL, ISD::FCOS, ISD::FEXP, ISD::FFLOOR, ISD::FREM, ISD::FLOG, {ISD::FCEIL, ISD::FCOS, ISD::FEXP, ISD::FFLOOR, ISD::FREM, ISD::FLOG,
ISD::FLOG10, ISD::FPOW, ISD::FSIN}) ISD::FLOG10, ISD::FPOW, ISD::FSIN})

92
test/CodeGen/X86/fops-windows-itanium.ll Normal file
View File

@ -0,0 +1,92 @@
; RUN: llc -mtriple i686-windows-itanium -filetype asm -o - %s | FileCheck %s
declare float @llvm.ceil.f32(float)
declare float @llvm.cos.f32(float)
declare float @llvm.exp.f32(float)
declare float @llvm.floor.f32(float)
declare float @llvm.log.f32(float)
declare float @llvm.log10.f32(float)
declare float @llvm.pow.f32(float, float)
declare float @llvm.sin.f32(float)
define float @f(float %f) {
%r = call float @llvm.ceil.f32(float %f)
ret float %r
}
; CHECK-LABEL: _f:
; CHECK-NOT: calll _ceilf
; CHECK: calll _ceil{{$}}
define float @g(float %f) {
%r = call float @llvm.cos.f32(float %f)
ret float %r
}
; CHECK-LABEL: _g:
; CHECK-NOT: calll _cosf
; CHECK: calll _cos{{$}}
define float @h(float %f) {
%r = call float @llvm.exp.f32(float %f)
ret float %r
}
; CHECK-LABEL: _h:
; CHECK-NOT: calll _expf
; CHECK: calll _exp{{$}}
define float @i(float %f) {
%r = call float @llvm.floor.f32(float %f)
ret float %r
}
; CHECK-LABEL: _i:
; CHECK-NOT: calll _floorf
; CHECK: calll _floor{{$}}
define float @j(float %f, float %g) {
%r = frem float %f, %g
ret float %r
}
; CHECK-LABEL: _j:
; CHECK-NOT: calll _fmodf
; CHECK: calll _fmod{{$}}
define float @k(float %f) {
%r = call float @llvm.log.f32(float %f)
ret float %r
}
; CHECK-LABEL: _k:
; CHECK-NOT: calll _logf
; CHECK: calll _log{{$}}
define float @l(float %f) {
%r = call float @llvm.log10.f32(float %f)
ret float %r
}
; CHECK-LABEL: _l:
; CHECK-NOT: calll _log10f
; CHECK: calll _log10{{$}}
define float @m(float %f, float %g) {
%r = call float @llvm.pow.f32(float %f, float %g)
ret float %r
}
; CHECK-LABEL: _m:
; CHECK-NOT: calll _powf
; CHECK: calll _pow{{$}}
define float @n(float %f) {
%r = call float @llvm.sin.f32(float %f)
ret float %r
}
; CHECK-LABEL: _n:
; CHECK-NOT: calll _sinf
; CHECK: calll _sin{{$}}