RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-26 06:22:56 +02:00
Code Issues Projects Releases Wiki Activity
35,424 Commits 4 Branches 5 Tags 704 MiB
0f62120b01
Commit Graph

4236 Commits

Author SHA1 Message Date
Dan Gohman
0f62120b01 Add support in SplitVectorOp for remainder operators. 
llvm-svn: 44233
 2007-11-19 15:15:03 +00:00
Nate Begeman
2a8ef3f29a Add support for vectors to int <-> float casts. 
llvm-svn: 44204
 2007-11-17 03:58:34 +00:00
Evan Cheng
5c96771102 Live interval splitting: 
When a live interval is being spilled, rather than creating short, non-spillable
intervals for every def / use, split the interval at BB boundaries. That is, for
every BB where the live interval is defined or used, create a new interval that
covers all the defs and uses in the BB.

This is designed to eliminate one common problem: multiple reloads of the same
value in a single basic block. Note, it does *not* decrease the number of spills
since no copies are inserted so the split intervals are *connected* through
spill and reloads (or rematerialization). The newly created intervals can be
spilled again, in that case, since it does not span multiple basic blocks, it's
spilled in the usual manner. However, it can reuse the same stack slot as the
previously split interval.

This is currently controlled by -split-intervals-at-bb.

llvm-svn: 44198
 2007-11-17 00:40:40 +00:00
Anton Korobeynikov
b6c3255d80 Implement necessary bits for flt_rounds gcc builtin. 
Codegen bits and llvm-gcc support will follow.

llvm-svn: 44182
 2007-11-15 23:25:33 +00:00
Nate Begeman
a42e2c2272 Basic non-power-of-2 vector support 
llvm-svn: 44181
 2007-11-15 21:15:26 +00:00
Duncan Sands
895e6284a9 This assertion was bogus. 
llvm-svn: 44167
 2007-11-15 09:54:37 +00:00
Evan Cheng
c19506f69d Fix a thinko in post-allocation coalescer. 
llvm-svn: 44166
 2007-11-15 08:13:29 +00:00
Bill Wendling
f16da54ae2 Adding debug output during coalescing. 
llvm-svn: 44154
 2007-11-15 02:06:30 +00:00
Bill Wendling
3a908f7dca Need to increment the iterator. 
llvm-svn: 44153
 2007-11-15 00:40:48 +00:00
Anton Korobeynikov
58298cb9cc Fix PIC jump table codegen on x86-32/linux. In fact, such thing should be applied 
to all targets uses GOT-relative offsets for PIC (Alpha?)

llvm-svn: 44108
 2007-11-14 09:18:41 +00:00
Evan Cheng
fd33cb316f Clean up sub-register implementation by moving subReg information back to 
MachineOperand auxInfo. Previous clunky implementation uses an external map
to track sub-register uses. That works because register allocator uses
a new virtual register for each spilled use. With interval splitting (coming
soon), we may have multiple uses of the same register some of which are
of using different sub-registers from others. It's too fragile to constantly
update the information.

llvm-svn: 44104
 2007-11-14 07:59:08 +00:00
Owen Anderson
b3d15a65fc Run computeDomForest() on the set of registers that need to be tested for 
interference.

llvm-svn: 44064
 2007-11-13 20:13:24 +00:00
Owen Anderson
9f15b689b3 Preserve LiveVariables when doing critical edge splitting. 
llvm-svn: 44063
 2007-11-13 20:04:45 +00:00
Dale Johannesen
5fd9e7a615 Add parameter to getDwarfRegNum to permit targets 
to use different mappings for EH and debug info;
no functional change yet.
Fix warning in X86CodeEmitter.

llvm-svn: 44056
 2007-11-13 19:13:01 +00:00
Bill Wendling
cc75435ebf Unify CALLSEQ_{START,END}. They take 4 parameters: the chain, two stack 
adjustment fields, and an optional flag. If there is a "dynamic_stackalloc" in
the code, make sure that it's bracketed by CALLSEQ_START and CALLSEQ_END. If
not, then there is the potential for the stack to be changed while the stack's
being used by another instruction (like a call).

This can only result in tears...

llvm-svn: 44037
 2007-11-13 00:44:25 +00:00
Owen Anderson
84faaa8d14 Break critical edges coming into blocks with PHI nodes. 
llvm-svn: 44019
 2007-11-12 17:27:27 +00:00
Evan Cheng
d887bfa88e Refactor some code. 
llvm-svn: 44010
 2007-11-12 06:35:08 +00:00
Owen Anderson
40abf86e03 As Chris and Evan pointed out, BreakCriticalMachineEdges doesn't really need 
to be a pass of its own.  Instead, move it out into a helper method.

llvm-svn: 44002
 2007-11-12 01:05:09 +00:00
Hartmut Kaiser
72dc0f6e89 Fixed a strange construct. Please review. 
llvm-svn: 43960
 2007-11-09 19:59:00 +00:00
Duncan Sands
edf7e3b5f4 Move MinAlign to MathExtras.h. 
llvm-svn: 43944
 2007-11-09 13:41:39 +00:00
Duncan Sands
7df7c7aed1 Fix some load/store logic that would be wrong for 
apints on big-endian machines if the bitwidth is
not a multiple of 8.  Introduce a new helper,
MVT::getStoreSizeInBits, and use it.

llvm-svn: 43934
 2007-11-09 08:57:19 +00:00
Duncan Sands
3a9cf68f35 Add terminating newline. 
llvm-svn: 43933
 2007-11-09 08:30:21 +00:00
Evan Cheng
7d8deec92f Much improved pic jumptable codegen: 
Then:
        call    "L1$pb"
"L1$pb":
        popl    %eax
		...
LBB1_1: # entry
        imull   $4, %ecx, %ecx
        leal    LJTI1_0-"L1$pb"(%eax), %edx
        addl    LJTI1_0-"L1$pb"(%ecx,%eax), %edx
        jmpl    *%edx

        .align  2
        .set L1_0_set_3,LBB1_3-LJTI1_0
        .set L1_0_set_2,LBB1_2-LJTI1_0
        .set L1_0_set_5,LBB1_5-LJTI1_0
        .set L1_0_set_4,LBB1_4-LJTI1_0
LJTI1_0:
        .long    L1_0_set_3
        .long    L1_0_set_2

Now:
        call    "L1$pb"
"L1$pb":
        popl    %eax
		...
LBB1_1: # entry
        addl    LJTI1_0-"L1$pb"(%eax,%ecx,4), %eax
        jmpl    *%eax

		.align  2
		.set L1_0_set_3,LBB1_3-"L1$pb"
		.set L1_0_set_2,LBB1_2-"L1$pb"
		.set L1_0_set_5,LBB1_5-"L1$pb"
		.set L1_0_set_4,LBB1_4-"L1$pb"
LJTI1_0:
        .long    L1_0_set_3
        .long    L1_0_set_2

llvm-svn: 43924
 2007-11-09 01:32:10 +00:00
Evan Cheng
781ed42681 Didn't mean to check these in. 
llvm-svn: 43923
 2007-11-09 01:28:33 +00:00
Evan Cheng
7e1d8b99ab Bug fix. Passive nodes are not in SUnitMap. 
llvm-svn: 43922
 2007-11-09 01:27:11 +00:00
Owen Anderson
17a70ad8c6 This preserves critical edge breaking. 
llvm-svn: 43911
 2007-11-08 22:23:57 +00:00
Owen Anderson
8f46b986d9 Make BreakCriticalMachineEdges available as a pass that can be depended on. 
llvm-svn: 43910
 2007-11-08 22:20:23 +00:00
Evan Cheng
d9bab93a44 If both parts of smul_lohi, etc. are used, don't simplify. If only one part is used, try simplify it. 
llvm-svn: 43888
 2007-11-08 09:25:29 +00:00
Owen Anderson
1032243608 Add the majority of machine-level critical edge breaking pass. Most of this was written by Fernando, cleanup and updating to TOT by me. 
This still needs a bit of work, particularly to handle jump tables properly.

llvm-svn: 43885
 2007-11-08 07:55:43 +00:00
Owen Anderson
b735086b08 Take another stab at getting isLiveIn() and isLiveOut() right. 
llvm-svn: 43869
 2007-11-08 01:32:45 +00:00
Owen Anderson
ba84ab5b21 Bring UsedBlocks back. StrongPHIElimination needs this information. 
llvm-svn: 43866
 2007-11-08 01:20:48 +00:00
Evan Cheng
5b53732be2 Simplify my (il)logic. 
llvm-svn: 43819
 2007-11-07 08:08:25 +00:00
Owen Anderson
7021ab1c78 Add some more of StrongPHIElim. 
llvm-svn: 43805
 2007-11-07 05:17:15 +00:00
Dan Gohman
ff12f4602f Remainder operations must be either integer or floating-point. 
llvm-svn: 43781
 2007-11-06 22:11:54 +00:00
Evan Cheng
c401482711 When the allocator rewrite a spill register with new virtual register, it replaces other operands of the same register. Watch out for situations where 
only some of the operands are sub-register uses.

llvm-svn: 43776
 2007-11-06 21:12:10 +00:00
Evan Cheng
bd9a038bd7 First step towards moving the coalescer to priority_queue based machinery. 
llvm-svn: 43764
 2007-11-06 08:52:21 +00:00
Evan Cheng
f3e53ebd0e Fix a bug where a def use operand isn't being detected as a sub-register use. 
llvm-svn: 43763
 2007-11-06 08:50:44 +00:00
Evan Cheng
3764ad2bac Add pseudo dependency to force two-address instruction to be scheduled after 
other uses. There was a overly restricted check that prevented some obvious
cases.

llvm-svn: 43762
 2007-11-06 08:44:59 +00:00
Owen Anderson
c3baea32f3 Add a few comments. 
llvm-svn: 43755
 2007-11-06 05:26:02 +00:00
Owen Anderson
03decb2fca DomForest is a forest of registers, not instructions. 
llvm-svn: 43754
 2007-11-06 05:22:43 +00:00
Owen Anderson
d0fb7600f9 StrongPHIElimination requires LiveVariables. 
llvm-svn: 43751
 2007-11-06 04:49:43 +00:00
Dan Gohman
6255ce9f5d Add support for vector remainder operations. 
llvm-svn: 43744
 2007-11-05 23:35:22 +00:00
Rafael Espindola
ec025c3042 Move the LowerMEMCPY and LowerMEMCPYCall to a common place. 
Thanks for the suggestions Bill :-)

llvm-svn: 43742
 2007-11-05 23:12:20 +00:00
Dale Johannesen
1f70f86c7a Make labels work in asm blocks; allow labels as 
parameters.  Rename ValueRefList to ParamList
in AsmParser, since its only use is for parameters.

llvm-svn: 43734
 2007-11-05 21:20:28 +00:00
Duncan Sands
c338eafe35 Don't output ABI size padding twice. By using the store 
size for the field we get ABI padding automatically, so
no need to put it in again when we emit the field.

llvm-svn: 43720
 2007-11-05 18:03:02 +00:00
Evan Cheng
ec35b58b0a Move SimpleRegisterCoalescing.h to lib/CodeGen since there is now a common 
register coalescer interface: RegisterCoalescing.

llvm-svn: 43714
 2007-11-05 17:41:38 +00:00
Evan Cheng
28c61e33a4 Skip over deleted val#'s. 
llvm-svn: 43700
 2007-11-05 06:46:45 +00:00
Evan Cheng
e5eac2c5ac Handle cases where a register and one of its super-register are both marked as 
defined on the same instruction. This fixes PR1767.

llvm-svn: 43699
 2007-11-05 03:11:55 +00:00
Evan Cheng
13d79ab67a Fix PR1187. 
llvm-svn: 43692
 2007-11-05 00:59:10 +00:00
Duncan Sands
d1bdbd010b Eliminate the remaining uses of getTypeSize. This 
should only effect x86 when using long double.  Now
12/16 bytes are output for long double globals (the
exact amount depends on the alignment).  This brings
globals in line with the rest of LLVM: the space
reserved for an object is now always the ABI size.
One tricky point is that only 10 bytes should be
output for long double if it is a field in a packed
struct, which is the reason for the additional
argument to EmitGlobalConstant.

llvm-svn: 43688
 2007-11-05 00:04:43 +00:00