RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-21 20:12:56 +02:00
Code Issues Projects Releases Wiki Activity
70,797 Commits 4 Branches 5 Tags 704 MiB
28ebc380f6
Commit Graph

70797 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Nick Lewycky
e30c07ab2b Add C++ global operator {new,new[],delete,delete[]}(unsigned {int,long}) to the 
memory builtins as equivalent to malloc/free.

This is different from any attribute we have. For example, you can delete the
allocators when their result is unused, but you can't collapse two calls to the
same function, even if no global/memory state has changed in between. The
noalias return states that the result does not alias any other pointer, but
instcombine optimizes malloc() as though the result is non-null for the purpose
of eliminating unused pointers.

llvm-svn: 127673
 2011-03-15 07:31:32 +00:00
Evan Cheng
29faaebae9 Add a peephole optimization to optimize pairs of bitcasts. e.g. 
v2 = bitcast v1
...
v3 = bitcast v2
...
   = v3
=>
v2 = bitcast v1
...
   = v1
if v1 and v3 are of in the same register class.

bitcast between i32 and fp (and others) are often not nops since they
are in different register classes. These bitcast instructions are often
left because they are in different basic blocks and cannot be
eliminated by dag combine.

rdar://9104514

llvm-svn: 127668
 2011-03-15 05:13:13 +00:00
Evan Cheng
14eff5d627 - Add "Bitcast" target instruction property for instructions which perform 
nothing more than a bitcast.
- Teach tablegen to automatically infer "Bitcast" property.

llvm-svn: 127667
 2011-03-15 05:09:26 +00:00
Eli Friedman
c0bfbd0610 PR9450: Make switch optimization in SimplifyCFG not dependent on the ordering 
of pointers in an std::map.

llvm-svn: 127650
 2011-03-15 02:23:35 +00:00
Evan Cheng
bac3e87eaa sext(undef) = 0, because the top bits will all be the same. 
zext(undef) = 0, because the top bits will be zero.

llvm-svn: 127649
 2011-03-15 02:22:10 +00:00
Bill Wendling
713c4bc3ee Testcase for r127630. 
llvm-svn: 127648
 2011-03-15 01:49:08 +00:00
Sean Callanan
e78b505311 Basic sanity checks to ensure that 2- and 3-byte 
VEX prefixes are working for triadic AVX
instructions.  This concludes the patch set to
enable AVX support for the X86 disassebler.

llvm-svn: 127647
 2011-03-15 01:32:46 +00:00
Sean Callanan
a38db2eeda Enabled disassembler support for AVX instructions 
in the instruction tables and fixed a few bugs that
were causing decode conflicts.  Rudimentary tests
are coming up in the next patch.

llvm-svn: 127646
 2011-03-15 01:28:15 +00:00
Sean Callanan
5a51ccdc0f X86 table-generator and disassembler support for the AVX 
instruction set.  This code adds support for the VEX prefix
and for the YMM registers accessible on AVX-enabled
architectures.  Instruction table support that enables AVX
instructions for the disassembler is in an upcoming patch.

llvm-svn: 127644
 2011-03-15 01:23:15 +00:00
Andrew Trick
09d2dcd9ef Remove getMinusSCEVForExitTest(). 
This function performed acrobatics to prove no-self-wrap, which we now
have for free.

llvm-svn: 127643
 2011-03-15 01:16:14 +00:00
Johnny Chen
a86399b8e6 Fixed an ARM disassembler bug where it does not handle STRi12 correctly because an extra 
register operand was erroneously added.  Remove an incorrect assert which triggers the bug.

rdar://problem/9131529

llvm-svn: 127642
 2011-03-15 01:13:17 +00:00
Bill Wendling
af19decfc9 There are some situations which can cause the URoR hack to infinitely recurse 
and then go kablooie. The problem was that it was tracking the PHI nodes anew
each time into this function. But it didn't need to. And because the recursion
didn't know that a PHINode was visited before, it would go ahead and call
itself.

There is a testcase, but unfortunately it's too big to add. This problem will go
away with the EH rewrite.
<rdar://problem/8856298>

llvm-svn: 127640
 2011-03-15 01:03:17 +00:00
Andrew Trick
5c8b815e5f Propagate SCEV no-wrap flags whenever possible. 
This needs review.

llvm-svn: 127638
 2011-03-15 00:37:00 +00:00
Jim Grosbach
3de97c6e32 Clean up ARM tail calls a bit. They're pseudo-instructions for normal branches. 
Also more cleanly separate the ARM vs. Thumb functionality. Previously, the
encoding would be incorrect for some Thumb instructions (the indirect calls).

llvm-svn: 127637
 2011-03-15 00:30:40 +00:00
Eric Christopher
7f724c8079 If we don't know how long a string is we can't fold an _chk version to the 
normal version.

Fixes rdar://9123638

llvm-svn: 127636
 2011-03-15 00:25:41 +00:00
Francois Pichet
ebacb783aa Make llvm::Consumer a class (to remove a MSVC warning since Consumer is later forward declared as a struct) 
llvm-svn: 127632
 2011-03-14 23:07:21 +00:00
Bill Wendling
da1364d669 Generate a VTBL instruction instead of a series of loads and stores when we 
can. As Nate pointed out, VTBL isn't super performant, but it *has* to be better
than this:

_shuf:
@ BB#0:       @ %entry
  push        {r4, r7, lr}
  add         r7, sp, #4
  sub         sp, #12
  mov         r4, sp
  bic         r4, r4, #7
  mov         sp, r4
  mov         r2, sp
  vmov        d16, r0, r1
  orr         r0, r2, #6
  orr         r3, r2, #7
  vst1.8      {d16[0]}, [r3]
  vst1.8      {d16[5]}, [r0]
  subs        r4, r7, #4
  orr         r0, r2, #5
  vst1.8      {d16[4]}, [r0]
  orr         r0, r2, #4
  vst1.8      {d16[4]}, [r0]
  orr         r0, r2, #3
  vst1.8      {d16[0]}, [r0]
  orr         r0, r2, #2
  vst1.8      {d16[2]}, [r0]
  orr         r0, r2, #1
  vst1.8      {d16[1]}, [r0]
  vst1.8      {d16[3]}, [r2]
  vldr.64     d16, [sp]
  vmov        r0, r1, d16
  mov         sp, r4
  pop         {r4, r7, pc}

The "illegal" testcase in vext.ll is no longer illegal.
<rdar://problem/9078775>

llvm-svn: 127630
 2011-03-14 23:02:38 +00:00
John McCall
cb1d6e9690 Version N of the llvm_unreachable patch: VC++ doesn't recognize that abort() 
doesn't return, so just go back to using the old runtime function instead
of trying to use abort() when __builtin_unreachable (or an equivalent) isn't
supported.

llvm-svn: 127629
 2011-03-14 22:41:50 +00:00
Renato Golin
4c9d4ab277 This patch is a big refactoring of llvm-diff. It doesn't add new features, but it re-organizes the old features, so I can insert the MetadataEngine to use the same infrastructure. 
llvm-svn: 127627
 2011-03-14 22:22:46 +00:00
Jan Sjödin
d6b1fb373b Check that the AsmParser exists for the native target to enable initialization 
function.

llvm-svn: 127626
 2011-03-14 22:12:35 +00:00
Eric Christopher
8180806e0f Fix this test up a bit. 
llvm-svn: 127621
 2011-03-14 21:05:21 +00:00
Jim Grosbach
560a7bf8b1 Trailing whitespace. 
llvm-svn: 127620
 2011-03-14 20:59:06 +00:00
Owen Anderson
49965661d5 Ignore isCodeGenOnly instructions when generating diassembly tables. 
llvm-svn: 127619
 2011-03-14 20:58:49 +00:00
Jakob Stoklund Olesen
29a9539e7f Place context in member variables instead of passing around pointers. 
Use the opportunity to get rid of the trailing underscore variable names.

llvm-svn: 127618
 2011-03-14 20:57:14 +00:00
John McCall
952cbb2634 Okay, some compilers complain if you provide the exception-specification 
where none was before.  Just don't declare it and hope it's declared
in every translation unit that needs it.

llvm-svn: 127612
 2011-03-14 20:20:29 +00:00
John McCall
46f704310d Fix the exception-specification of abort() when declaring it in C++. 
llvm-svn: 127610
 2011-03-14 20:10:50 +00:00
John McCall
fe51bf5de7 Make llvm_unreachable evaluate to __builtin_unreachable() in -Asserts 
builds, which was the apparent consensus of PR8973 and llvmdev.

llvm-svn: 127608
 2011-03-14 20:01:21 +00:00
Jakob Stoklund Olesen
da1afc2d80 Rename members to match LLVM naming conventions more closely. 
Remove the unused reserved_ bit vector, no functional change intended.

This doesn't break 'svn blame', this file really is all my fault.

llvm-svn: 127607
 2011-03-14 19:56:43 +00:00
Jim Grosbach
6ee5aef028 Remove some dead patterns. 
llvm-svn: 127601
 2011-03-14 18:34:35 +00:00
Evan Cheng
50f2d406ec BIT_CONVERT has been renamed to BITCAST. 
llvm-svn: 127600
 2011-03-14 18:19:52 +00:00
Evan Cheng
cb70b9e80b Minor optimization. sign-ext/anyext of undef is still undef. 
llvm-svn: 127598
 2011-03-14 18:15:55 +00:00
Evan Cheng
fbb846289a Indentation. 
llvm-svn: 127595
 2011-03-14 18:02:30 +00:00
Andrew Trick
da253e79f0 Negating a recurrence preserves no-self-wrap. 
llvm-svn: 127593
 2011-03-14 17:38:54 +00:00
Jim Grosbach
973ab94013 Trailing whitespace. 
llvm-svn: 127592
 2011-03-14 17:32:49 +00:00
Andrew Trick
dab71254b6 HowFarToZero can compute a trip count as long as the recurrence has no-self-wrap. 
llvm-svn: 127591
 2011-03-14 17:28:02 +00:00
Andrew Trick
5d45b563c5 Added SCEV::NoWrapFlags to manage unsigned, signed, and self wrap 
properties.
Added the self-wrap flag for SCEV::AddRecExpr.
A slew of temporary FIXMEs indicate the intention of the no-self-wrap flag
without changing behavior in this revision.

llvm-svn: 127590
 2011-03-14 16:50:06 +00:00
Andrew Trick
e0442babf1 whitespace 
llvm-svn: 127589
 2011-03-14 16:48:10 +00:00
Justin Holewinski
a2f7c8557c PTX: Emit global arrays with proper sizes 
- Emit all arrays as type .b8 and proper sizes in bytes to conform
  to the output of nvcc

llvm-svn: 127584
 2011-03-14 15:40:11 +00:00
Justin Holewinski
995d10cfea PTX: Add support for sqrt/sin/cos intrinsics 
llvm-svn: 127578
 2011-03-14 14:09:33 +00:00
Che-Liang Chiou
6ff0aa8ab3 ptx: add set.p instruction and related changes to predicate execution 
llvm-svn: 127577
 2011-03-14 11:26:01 +00:00
Mikhail Glushenkov
5a7b935681 Emacs mode string. 
llvm-svn: 127576
 2011-03-14 04:20:57 +00:00
Francois Pichet
0e434150f9 Correct small comment order typo. 
llvm-svn: 127575
 2011-03-14 02:30:32 +00:00
Jin-Gu Kang
9d52ff5473 This case is solved by Scalar Replacement of Aggregates (DT) and 
Early CSE pass so this patch reverts it to original source code.

llvm-svn: 127574
 2011-03-14 01:21:00 +00:00
Che-Liang Chiou
962612fc5c ptx: add basic support of predicate execution 
llvm-svn: 127569
 2011-03-13 17:26:00 +00:00
Jin-Gu Kang
5000ba8961 Add comment as following: 
load and store reference same memory location, the memory location
is represented by getelementptr with two uses (load and store) and
the getelementptr's base is alloca with single use. At this point,
instructions from alloca to store can be removed.
(this pattern is generated when bitfield is accessed.)
For example,
%u = alloca %struct.test, align 4               ; [#uses=1]
%0 = getelementptr inbounds %struct.test* %u, i32 0, i32 0;[#uses=2]
%1 = load i8* %0, align 4                       ; [#uses=1]
%2 = and i8 %1, -16                             ; [#uses=1]
%3 = or i8 %2, 5                                ; [#uses=1]
store i8 %3, i8* %0, align 4

llvm-svn: 127565
 2011-03-13 14:05:51 +00:00
Oscar Fuentes
d57f14037a LTO is not ready for Windows. 
llvm-svn: 127562
 2011-03-13 03:06:59 +00:00
Jakob Stoklund Olesen
7d23be25ab Now that we are deleting unused live intervals during allocation, pointers may be reused. 
Use the virtual register number as a cache tag instead. They are not reused.

llvm-svn: 127561
 2011-03-13 01:29:32 +00:00
Jakob Stoklund Olesen
2d87d5139b Tell the register allocator about new unused virtual registers. 
This allows the allocator to free any resources used by the virtual register,
including physical register assignments.

llvm-svn: 127560
 2011-03-13 01:23:11 +00:00
Oscar Fuentes
e747eabef1 Build EnhancedDisassembly as a shared library too. 
llvm-svn: 127555
 2011-03-12 22:01:47 +00:00
Oscar Fuentes
208de1fcc4 Build CompilerDriver library. 
llvm-svn: 127554
 2011-03-12 22:01:42 +00:00