RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-01 16:33:37 +01:00
Code Issues Projects Releases Wiki Activity
37,437 Commits 4 Branches 5 Tags 704 MiB
53b86390b7
Commit Graph

37437 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Chris Lattner
53b86390b7 rearrange some code, no functionality change. 
llvm-svn: 48101
 2008-03-09 07:58:04 +00:00
Chris Lattner
4893d8fac2 fix 80 col violation 
llvm-svn: 48100
 2008-03-09 07:51:01 +00:00
Nick Lewycky
4732d3c9b7 Firstly, having a BranchInst isn't exclusive with having an unwind_to. 
Secondly, we have to check whether the branch is actually pointing to the block
with the unwind in it. We could have gotten here because of the unwind_to alone.

llvm-svn: 48099
 2008-03-09 07:50:37 +00:00
Chris Lattner
71189e9501 claim ST(x) registers are 80 bits, which is true. This doesn't affect 
codegen yet because these can't be spilled (they don't exist until after RA).

llvm-svn: 48098
 2008-03-09 07:49:01 +00:00
Chris Lattner
9e5cf6dc21 extend fp values with FP_EXTEND not FP_ROUND. 
llvm-svn: 48097
 2008-03-09 07:47:22 +00:00
Nick Lewycky
e93a1819dc A BB that unwind_to an "unwind" inst is that same as one that doesn't unwind_to 
at all.

llvm-svn: 48096
 2008-03-09 07:36:38 +00:00
Gordon Henriksen
773ba13395 This patch cleans up the OCaml bindings so that they format nicely with 
ocamldoc. It does not yet hook into the build system, though.

Patch by Erick Tryzelaar!

llvm-svn: 48095
 2008-03-09 07:17:38 +00:00
Chris Lattner
2e7537b60b rename FP_SETRESULT -> FP_SET_ST0 
llvm-svn: 48094
 2008-03-09 07:08:44 +00:00
Chris Lattner
826402e365 rename FpGETRESULT32 -> FpGET_ST0_32 etc. Add support for 
isel'ing value preserving FP roundings from one fp stack reg to another
into a noop, instead of stack traffic.

llvm-svn: 48093
 2008-03-09 07:05:32 +00:00
Chris Lattner
b9a4c86fbf reduce this testcase more 
llvm-svn: 48092
 2008-03-09 06:57:21 +00:00
Chris Lattner
b628208161 Finish implementing a readme entry: when inserting an i64 variable 
into a vector of zeros or undef, and when the top part is obviously
zero, we can just use movd + shuffle.  This allows us to compile
vec_set-B.ll into:

_test3:
	movl	$1234567, %eax
	andl	4(%esp), %eax
	movd	%eax, %xmm0
	ret

instead of:

_test3:
	subl	$28, %esp
	movl	$1234567, %eax
	andl	32(%esp), %eax
	movl	%eax, (%esp)
	movl	$0, 4(%esp)
	movq	(%esp), %xmm0
	addl	$28, %esp
	ret

llvm-svn: 48090
 2008-03-09 05:42:06 +00:00
Nick Lewycky
50c8d20ca2 Update the block cloner which fixes bugpoint on code using unwind_to (phew!) 
and also update the cloning interface's major user, the loop optimizations.

llvm-svn: 48088
 2008-03-09 05:24:34 +00:00
Nick Lewycky
d98272094e Update the inliner and simplifycfg to handle unwind_to. 
llvm-svn: 48086
 2008-03-09 05:10:13 +00:00
Nick Lewycky
c64eb33c52 Two things. Preserve the unwind_to when splitting a BB. 
Add the ability to remove just one instance of a BB from a phi node. This fixes
the compile error in the tree now.

llvm-svn: 48085
 2008-03-09 05:04:48 +00:00
Nick Lewycky
980738baf2 Prune the unwind_to labels on BBs that don't need them. Another step in the 
removal of invoke, PR1269.

llvm-svn: 48084
 2008-03-09 04:55:16 +00:00
Chris Lattner
b741ebba29 add a note 
llvm-svn: 48064
 2008-03-09 01:08:22 +00:00
Chris Lattner
17f68a3075 Implement a readme entry, compiling 
#include <xmmintrin.h>
__m128i doload64(short x) {return _mm_set_epi16(0,0,0,0,0,0,0,1);}

into:
	movl	$1, %eax
	movd	%eax, %xmm0
	ret

instead of a constant pool load.

llvm-svn: 48063
 2008-03-09 01:05:04 +00:00
Chris Lattner
1b16dc4a6e upgrade this test 
llvm-svn: 48062
 2008-03-09 00:32:10 +00:00
Chris Lattner
24031c9426 make this test harder 
llvm-svn: 48061
 2008-03-09 00:30:06 +00:00
Chris Lattner
92eed4e1b7 Fix two problems in SelectionDAGLegalize::ExpandBUILD_VECTOR's handling 
of BUILD_VECTORS that only have two unique elements:

1. The previous code was nondeterminstic, because it walked a map in
   SDOperand order, which isn't determinstic.
2. The previous code didn't handle the case when one element was undef
   very well.  Now we ensure that the generated shuffle mask has the
   undef vector on the RHS (instead of potentially being on the LHS)
   and that any elements that refer to it are themselves undef.  This
   allows us to compile CodeGen/X86/vec_set-9.ll into:

_test3:
	movd	%rdi, %xmm0
	punpcklqdq	%xmm0, %xmm0
	ret

instead of:

_test3:
	movd	%rdi, %xmm1
	#IMPLICIT_DEF %xmm0
	punpcklqdq	%xmm1, %xmm0
	ret

... saving a register.

llvm-svn: 48060
 2008-03-09 00:29:42 +00:00
Chris Lattner
7173d3bd70 Teach SD some vector identities, allowing us to compile vec_set-9 into: 
_test3:
	movd	%rdi, %xmm1
	#IMPLICIT_DEF %xmm0
	punpcklqdq	%xmm1, %xmm0
	ret

instead of:

_test3:
	#IMPLICIT_DEF %rax
	movd	%rax, %xmm0
	movd	%rdi, %xmm1
	punpcklqdq	%xmm1, %xmm0
	ret

This is still not ideal.  There is no reason to two xmm regs.

llvm-svn: 48058
 2008-03-08 23:43:36 +00:00
Chris Lattner
81deb3bc9c 1) Improve comments. 
2) Don't try to insert an i64 value into the low part of a 
   vector with movq on an x86-32 target.  This allows us to 
   compile:

__m128i doload64(short x) {return _mm_set_epi16(0,0,0,0,0,0,0,1);}

into:

_doload64:
	movaps	LCPI1_0, %xmm0
	ret

instead of:

_doload64:
	subl	$28, %esp
	movl	$0, 4(%esp)
	movl	$1, (%esp)
	movq	(%esp), %xmm0
	addl	$28, %esp
	ret

llvm-svn: 48057
 2008-03-08 22:59:52 +00:00
Chris Lattner
405f2c6356 minor simplifications to this code, don't create a dead 
SCALAR_TO_VECTOR on paths that end up not using it.

llvm-svn: 48056
 2008-03-08 22:48:29 +00:00
Chris Lattner
ff9dc0af80 This one looks easy, add a note. 
llvm-svn: 48055
 2008-03-08 22:32:39 +00:00
Chris Lattner
b12697f8bb move these to the appropriate file 
llvm-svn: 48054
 2008-03-08 22:28:45 +00:00
Nick Lewycky
e13db2c263 Not all users of a BB are Instructions any more. 
llvm-svn: 48047
 2008-03-08 07:48:41 +00:00
Nick Lewycky
d280000e07 Load the symbols first so that the interpreter constructor can find them when 
it tries to initialize them.

llvm-svn: 48046
 2008-03-08 02:49:45 +00:00
Andrew Lenharth
5cc35bff2f much simpler test case 
llvm-svn: 48045
 2008-03-08 02:05:22 +00:00
Dan Gohman
8ff072e188 Remove unused runPass methods. 
llvm-svn: 48044
 2008-03-08 01:43:56 +00:00
Dale Johannesen
55d6e1a5aa More ppc32 byval handling (bug fixes). Things 
are looking pretty good now.

llvm-svn: 48043
 2008-03-08 01:41:42 +00:00
Evan Cheng
dba1dfe962 Implement x86 support for @llvm.prefetch. It corresponds to prefetcht{0|1|2} and prefetchnta instructions. 
llvm-svn: 48042
 2008-03-08 00:58:38 +00:00
Dan Gohman
afeac8050d Add support for calls with i128 return values on ppc64. 
llvm-svn: 48041
 2008-03-08 00:19:12 +00:00
Bill Wendling
f86174fa61 Something that kills a super-register also 
kills the sub-register.

llvm-svn: 48038
 2008-03-07 23:45:15 +00:00
Evan Cheng
41a16a1347 Fix a typo. It's causing consumer-typeset to miscompile. Perhaps more. 
llvm-svn: 48035
 2008-03-07 22:39:49 +00:00
Dan Gohman
e2d3f86306 There is no killUse. 
llvm-svn: 48034
 2008-03-07 22:24:41 +00:00
Andrew Lenharth
d8531cff4f add dropped section test case for PR2123 
llvm-svn: 48033
 2008-03-07 21:19:43 +00:00
Devang Patel
494c61fd20 Add new sretpromotion pass. 
llvm-svn: 48032
 2008-03-07 21:07:34 +00:00
Bill Wendling
948c50e2be PPC64 passes arguments of integral type in i64 registers, not i32. Reflect this 
by promoting smaller integral values (i32 at this point) to i64, then truncating
to get the wanted size.

llvm-svn: 48030
 2008-03-07 20:49:02 +00:00
Dan Gohman
5bf464e1e6 Add support for lowering 128-bit shifts on ppc64. 
llvm-svn: 48029
 2008-03-07 20:36:53 +00:00
Dale Johannesen
3e6bacf7be Next bits of PPC byval handling. Basically functional 
but there are bugs.

llvm-svn: 48028
 2008-03-07 20:27:40 +00:00
Chris Lattner
08ec4919ea Add support for ppc64 shifts with 7-bit (oversized) shift amount (e.g. PPCshl). 
llvm-svn: 48027
 2008-03-07 20:18:24 +00:00
Chris Lattner
2f13ccc181 Replace SDT_PPCShiftOp in favor of SDTIntBinOps. This allows it to work 
with 32 or 64-bit operands/results.

llvm-svn: 48026
 2008-03-07 20:13:51 +00:00
Evan Cheng
5f74d1a8dc Fixed a register scavenger bug. If a def is re-defining part of a super register, there must be an implicit def of the super-register on the MI. 
llvm-svn: 48024
 2008-03-07 20:12:54 +00:00
Andrew Lenharth
f5496cc1b6 only extract main if the user didn't specify anything to extract 
llvm-svn: 48023
 2008-03-07 20:10:54 +00:00
Devang Patel
a96cf89c33 RetVal is not used when there are more then one return operands. 
llvm-svn: 48022
 2008-03-07 20:08:07 +00:00
Andrew Lenharth
c60ee447a1 make error message reflect default search function name 
llvm-svn: 48021
 2008-03-07 20:07:24 +00:00
Devang Patel
9543238662 Update inliner to handle functions that return multiple values. 
llvm-svn: 48020
 2008-03-07 20:06:16 +00:00
Chris Lattner
273b161c3e fix 80 col violations 
llvm-svn: 48019
 2008-03-07 20:05:43 +00:00
Devang Patel
a6ec13ef6b Place for sret promotion tests. 
llvm-svn: 48016
 2008-03-07 20:00:15 +00:00
Andrew Lenharth
6c788376e9 add a pass that can extract all kinds of global values, not just functions. Update llvm-extract to use it and optionally extract a global variable if you want it too 
llvm-svn: 48015
 2008-03-07 19:51:57 +00:00